summaryrefslogtreecommitdiff
path: root/cleopatre/u-boot-1.1.6/cpu/spc300/msepll.S
diff options
context:
space:
mode:
Diffstat (limited to 'cleopatre/u-boot-1.1.6/cpu/spc300/msepll.S')
-rw-r--r--cleopatre/u-boot-1.1.6/cpu/spc300/msepll.S34
1 files changed, 0 insertions, 34 deletions
diff --git a/cleopatre/u-boot-1.1.6/cpu/spc300/msepll.S b/cleopatre/u-boot-1.1.6/cpu/spc300/msepll.S
index 7e0e79ab67..703d4752b4 100644
--- a/cleopatre/u-boot-1.1.6/cpu/spc300/msepll.S
+++ b/cleopatre/u-boot-1.1.6/cpu/spc300/msepll.S
@@ -67,14 +67,6 @@
*/
pll_init:
/*
- * Find MSE500 mode from NVRAM.
- * NVRAM struct adress was passed to this function in r10.
- */
- ldr r0, [r10, #NVRAM_PKG_CFG_OFFSET]
- lsr r0, r0, #NVRAM_MSE500_MODE_SHIFT
- and r0, r0, #NVRAM_MSE500_MODE_MASK
-
- /*
* Activate 3V3 in input clock buffer.
*/
ldr r1, =MSEAFE_BASE
@@ -128,10 +120,6 @@ pll_init:
add r2, r2, r3, lsl #MSEPLL_SPPLL_CONF_LOOP_DIV_SECOND_SHIFT
str r2, [r1, #MSEPLL_SPPLL_CONF_OFFSET]
- /* Other PLL config depends on MSE500 mode (200 or else) */
- cmp r0, #NVRAM_MSE500_MODE_200
- beq 200f
-
/* System PLL */
ldr r1, =MSEPLL_SPLL_BASE
regbitset r1, MSEPLL_SPPLL_CTRL_OFFSET, MSEPLL_SPPLL_CTRL_VCO_DIV2_DIS_SHIFT, \
@@ -149,28 +137,6 @@ pll_init:
add r2, r2, r3, lsl #MSEPLL_SPPLL_CONF_LOOP_DIV_SECOND_SHIFT
str r2, [r1, #MSEPLL_SPPLL_CONF_OFFSET]
- b .Lendconf
-
-200:
- /* For MSE500-200 mode */
- /* System PLL */
- ldr r1, =MSEPLL_SPLL_BASE
- regbitclear r1, MSEPLL_SPPLL_CTRL_OFFSET, MSEPLL_SPPLL_CTRL_VCO_DIV2_DIS_SHIFT, \
- MSEPLL_SPPLL_CTRL_VCO_DIV2_DIS_MASK, r2, r3
- /* Config to have an ouptut clock at 192 MHz */
- mov r2, #0
- mov r3, #MSEPLL_SPLL_CONF_INPUT_DIV_FIRST_4
- add r2, r2, r3, lsl #MSEPLL_SPPLL_CONF_INPUT_DIV_FIRST_SHIFT
- str r2, [r1, #MSEPLL_SPPLL_CONF_OFFSET]
- mov r3, #MSEPLL_SPLL_CONF_OUTPUT_DIV_FIRST_2
- add r2, r2, r3, lsl #MSEPLL_SPPLL_CONF_OUTPUT_DIV_FIRST_SHIFT
- mov r3, #MSEPLL_SPLL_CONF_LOOP_DIV_FIRST_2
- add r2, r2, r3, lsl #MSEPLL_SPPLL_CONF_LOOP_DIV_FIRST_SHIFT
- mov r3, #32
- add r2, r2, r3, lsl #MSEPLL_SPPLL_CONF_LOOP_DIV_SECOND_SHIFT
- str r2, [r1, #MSEPLL_SPPLL_CONF_OFFSET]
-
-.Lendconf:
/*
* Switch ON PLLs and wait 200uS (or more)
* until they stabilize