summaryrefslogtreecommitdiff
path: root/ucoo/arch/interrupt.stm32f1.hh
diff options
context:
space:
mode:
authorNicolas Schodet2016-07-25 15:18:40 +0200
committerNicolas Schodet2019-10-09 23:05:44 +0200
commit4695b47da68a5b2f75270bea21e15b8f1b9fd6ff (patch)
tree6e5ef4d34ee69bcd6c6627f25a0ca3aa902d47e3 /ucoo/arch/interrupt.stm32f1.hh
parentd7df91926bdb529e68eff9a215aef72072803b6e (diff)
Switch to CMSIS
Diffstat (limited to 'ucoo/arch/interrupt.stm32f1.hh')
-rw-r--r--ucoo/arch/interrupt.stm32f1.hh104
1 files changed, 104 insertions, 0 deletions
diff --git a/ucoo/arch/interrupt.stm32f1.hh b/ucoo/arch/interrupt.stm32f1.hh
new file mode 100644
index 0000000..74316ce
--- /dev/null
+++ b/ucoo/arch/interrupt.stm32f1.hh
@@ -0,0 +1,104 @@
+#ifndef ucoo_arch_interrupt_stm32f1_hh
+#define ucoo_arch_interrupt_stm32f1_hh
+// ucoolib - Microcontroller object oriented library. {{{
+//
+// Copyright (C) 2016 Nicolas Schodet
+//
+// Permission is hereby granted, free of charge, to any person obtaining a
+// copy of this software and associated documentation files (the "Software"),
+// to deal in the Software without restriction, including without limitation
+// the rights to use, copy, modify, merge, publish, distribute, sublicense,
+// and/or sell copies of the Software, and to permit persons to whom the
+// Software is furnished to do so, subject to the following conditions:
+//
+// The above copyright notice and this permission notice shall be included in
+// all copies or substantial portions of the Software.
+//
+// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
+// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+// DEALINGS IN THE SOFTWARE.
+//
+// }}}
+
+namespace ucoo {
+
+enum class Irq
+{
+ WWDG,
+ PVD,
+ TAMPER,
+ RTC,
+ FLASH,
+ RCC,
+ EXTI0,
+ EXTI1,
+ EXTI2,
+ EXTI3,
+ EXTI4,
+ DMA1_Channel1,
+ DMA1_Channel2,
+ DMA1_Channel3,
+ DMA1_Channel4,
+ DMA1_Channel5,
+ DMA1_Channel6,
+ DMA1_Channel7,
+ ADC1_2,
+ CAN1_TX,
+ CAN1_RX0,
+ CAN1_RX1,
+ CAN1_SCE,
+ EXTI9_5,
+ TIM1_BRK,
+ TIM1_UP,
+ TIM1_TRG_COM,
+ TIM1_CC,
+ TIM2,
+ TIM3,
+ TIM4,
+ I2C1_EV,
+ I2C1_ER,
+ I2C2_EV,
+ I2C2_ER,
+ SPI1,
+ SPI2,
+ USART1,
+ USART2,
+ USART3,
+ EXTI15_10,
+ RTC_Alarm,
+ OTG_FS_WKUP,
+ RESERVED_43,
+ RESERVED_44,
+ RESERVED_45,
+ RESERVED_46,
+ RESERVED_47,
+ RESERVED_48,
+ RESERVED_49,
+ TIM5,
+ SPI3,
+ UART4,
+ UART5,
+ TIM6,
+ TIM7,
+ DMA2_Channel1,
+ DMA2_Channel2,
+ DMA2_Channel3,
+ DMA2_Channel4,
+ DMA2_Channel5,
+ RESERVED_61,
+ RESERVED_62,
+ CAN2_TX,
+ CAN2_RX0,
+ CAN2_RX1,
+ CAN2_SCE,
+ OTG_FS,
+ COUNT
+};
+
+} // namespace ucoo
+
+#endif // ucoo_arch_interrupt_stm32f1_hh