summaryrefslogtreecommitdiff
path: root/polux/include/sfk-win32/tmp
blob: 8c1c41a65739acb39aa1d1564e0d5c51f8b2ebab (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
#define DSP_RPR_ADDR (&__PLC_reg[__LINE__])
#define PH1_EFR_ADDR (&__PLC_reg[__LINE__])
#define PH2_EFR_ADDR (&__PLC_reg[__LINE__])
#define PH3_EFR_ADDR (&__PLC_reg[__LINE__])
#define PH4_EFR_ADDR (&__PLC_reg[__LINE__])
#define PH5_EFR_ADDR (&__PLC_reg[__LINE__])
#define PH6_EFR_ADDR (&__PLC_reg[__LINE__])
#define PH7_EFR_ADDR (&__PLC_reg[__LINE__])
#define DSP_CHMR_ADDR (&__PLC_reg[__LINE__])
#define DSP_ALBR_ADDR (&__PLC_reg[__LINE__])
#define DSP_CLBR_ADDR (&__PLC_reg[__LINE__])
#define DSP_DELTA1_ADDR (&__PLC_reg[__LINE__])
#define DSP_DELTA2_ADDR (&__PLC_reg[__LINE__])
#define DSP_DELTA3_ADDR (&__PLC_reg[__LINE__])
#define DSP_DELTA4_ADDR (&__PLC_reg[__LINE__])
#define DSP_DELTA5_ADDR (&__PLC_reg[__LINE__])
#define DSP_DELTA6_ADDR (&__PLC_reg[__LINE__])
#define DSP_DELTA7_ADDR (&__PLC_reg[__LINE__])
#define DSP_FBYR_ADDR (&__PLC_reg[__LINE__])
#define DSP_FLBR_ADDR (&__PLC_reg[__LINE__])
#define DSP_FSR_ADDR (&__PLC_reg[__LINE__])
#define DSP_FTR_ADDR (&__PLC_reg[__LINE__])
#define DSP_IBYR_ADDR (&__PLC_reg[__LINE__])
#define DSP_IFSR_ADDR (&__PLC_reg[__LINE__])
#define DSP_ISFR_ADDR (&__PLC_reg[__LINE__])
#define DSP_MOR_ADDR (&__PLC_reg[__LINE__])
#define DSP_OGAIN_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI1CHAN1R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI1CHAN2R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI1CHAN3R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI1CHAN4R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI1CHAN5R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI1CHAN6R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI1CHAN7R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI2CHAN1R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI2CHAN2R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI2CHAN3R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI2CHAN4R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI2CHAN5R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI2CHAN6R_ADDR (&__PLC_reg[__LINE__])
#define DSP_PI2CHAN7R_ADDR (&__PLC_reg[__LINE__])
#define DSP_RBYR_ADDR (&__PLC_reg[__LINE__])
#define DSP_RSR_ADDR (&__PLC_reg[__LINE__])
#define DSP_STIND1_ADDR (&__PLC_reg[__LINE__])
#define DSP_STIND2_ADDR (&__PLC_reg[__LINE__])
#define DSP_STIND3_ADDR (&__PLC_reg[__LINE__])
#define DSP_STIND4_ADDR (&__PLC_reg[__LINE__])
#define DSP_STIND5_ADDR (&__PLC_reg[__LINE__])
#define DSP_STIND6_ADDR (&__PLC_reg[__LINE__])
#define DSP_STIND7_ADDR (&__PLC_reg[__LINE__])
#define DSP_STR_ADDR (&__PLC_reg[__LINE__])
#define FEC_CBR_ADDR (&__PLC_reg[__LINE__])
#define FEC_EBERR_ADDR (&__PLC_reg[__LINE__])
#define FEC_FCSR_ADDR (&__PLC_reg[__LINE__])
#define FEC_OBERR_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO0R_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO1R_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO2R_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO3R_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO4R_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO5R_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO6R_ADDR (&__PLC_reg[__LINE__])
#define PH1_NO7R_ADDR (&__PLC_reg[__LINE__])
#define PH1_PI1R_ADDR (&__PLC_reg[__LINE__])
#define PH1_PI2R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT0R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT10R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT1R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT2R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT3R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT4R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT5R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT6R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT7R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT8R_ADDR (&__PLC_reg[__LINE__])
#define PH1_RT9R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT0R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT10R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT1R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT2R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT3R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT4R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT5R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT6R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT7R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT8R_ADDR (&__PLC_reg[__LINE__])
#define PH1_TT9R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO0R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO1R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO2R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO3R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO4R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO5R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO6R_ADDR (&__PLC_reg[__LINE__])
#define PH2_NO7R_ADDR (&__PLC_reg[__LINE__])
#define PH2_PI1R_ADDR (&__PLC_reg[__LINE__])
#define PH2_PI2R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT0R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT10R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT1R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT2R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT3R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT4R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT5R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT6R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT7R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT8R_ADDR (&__PLC_reg[__LINE__])
#define PH2_RT9R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT0R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT10R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT1R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT2R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT3R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT4R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT5R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT6R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT7R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT8R_ADDR (&__PLC_reg[__LINE__])
#define PH2_TT9R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO0R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO1R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO2R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO3R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO4R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO5R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO6R_ADDR (&__PLC_reg[__LINE__])
#define PH3_NO7R_ADDR (&__PLC_reg[__LINE__])
#define PH3_PI1R_ADDR (&__PLC_reg[__LINE__])
#define PH3_PI2R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT0R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT10R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT1R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT2R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT3R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT4R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT5R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT6R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT7R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT8R_ADDR (&__PLC_reg[__LINE__])
#define PH3_RT9R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT0R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT10R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT1R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT2R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT3R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT4R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT5R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT6R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT7R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT8R_ADDR (&__PLC_reg[__LINE__])
#define PH3_TT9R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO0R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO1R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO2R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO3R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO4R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO5R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO6R_ADDR (&__PLC_reg[__LINE__])
#define PH4_NO7R_ADDR (&__PLC_reg[__LINE__])
#define PH4_PI1R_ADDR (&__PLC_reg[__LINE__])
#define PH4_PI2R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT0R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT10R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT1R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT2R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT3R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT4R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT5R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT6R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT7R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT8R_ADDR (&__PLC_reg[__LINE__])
#define PH4_RT9R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT0R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT10R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT1R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT2R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT3R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT4R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT5R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT6R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT7R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT8R_ADDR (&__PLC_reg[__LINE__])
#define PH4_TT9R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO0R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO1R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO2R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO3R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO4R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO5R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO6R_ADDR (&__PLC_reg[__LINE__])
#define PH5_NO7R_ADDR (&__PLC_reg[__LINE__])
#define PH5_PI1R_ADDR (&__PLC_reg[__LINE__])
#define PH5_PI2R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT0R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT10R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT1R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT2R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT3R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT4R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT5R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT6R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT7R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT8R_ADDR (&__PLC_reg[__LINE__])
#define PH5_RT9R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT0R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT10R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT1R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT2R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT3R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT4R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT5R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT6R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT7R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT8R_ADDR (&__PLC_reg[__LINE__])
#define PH5_TT9R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO0R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO1R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO2R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO3R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO4R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO5R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO6R_ADDR (&__PLC_reg[__LINE__])
#define PH6_NO7R_ADDR (&__PLC_reg[__LINE__])
#define PH6_PI1R_ADDR (&__PLC_reg[__LINE__])
#define PH6_PI2R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT0R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT10R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT1R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT2R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT3R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT4R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT5R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT6R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT7R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT8R_ADDR (&__PLC_reg[__LINE__])
#define PH6_RT9R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT0R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT10R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT1R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT2R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT3R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT4R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT5R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT6R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT7R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT8R_ADDR (&__PLC_reg[__LINE__])
#define PH6_TT9R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO0R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO1R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO2R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO3R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO4R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO5R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO6R_ADDR (&__PLC_reg[__LINE__])
#define PH7_NO7R_ADDR (&__PLC_reg[__LINE__])
#define PH7_PI1R_ADDR (&__PLC_reg[__LINE__])
#define PH7_PI2R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT0R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT10R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT1R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT2R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT3R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT4R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT5R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT6R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT7R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT8R_ADDR (&__PLC_reg[__LINE__])
#define PH7_RT9R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT0R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT10R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT1R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT2R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT3R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT4R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT5R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT6R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT7R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT8R_ADDR (&__PLC_reg[__LINE__])
#define PH7_TT9R_ADDR (&__PLC_reg[__LINE__])
#define SN_ADCR_ADDR (&__PLC_reg[__LINE__])
#define SN_ADCRR_ADDR (&__PLC_reg[__LINE__])
#define SN_AGCDLYR_ADDR (&__PLC_reg[__LINE__])
#define SN_AGCDLYRR_ADDR (&__PLC_reg[__LINE__])
#define SN_BGDLYR_ADDR (&__PLC_reg[__LINE__])
#define SN_BGDLYRR_ADDR (&__PLC_reg[__LINE__])
#define SN_BRIGHTR_ADDR (&__PLC_reg[__LINE__])
#define SN_BRIGHTRR_ADDR (&__PLC_reg[__LINE__])
#define SN_C2HCTLR_ADDR (&__PLC_reg[__LINE__])
#define SN_C2HCTLRR_ADDR (&__PLC_reg[__LINE__])
#define SN_CCDATAR_ADDR (&__PLC_reg[__LINE__])
#define SN_CCDATARR_ADDR (&__PLC_reg[__LINE__])
#define SN_CCF1B1R_ADDR (&__PLC_reg[__LINE__])
#define SN_CCF1B2R_ADDR (&__PLC_reg[__LINE__])
#define SN_CCF2B1R_ADDR (&__PLC_reg[__LINE__])
#define SN_CCF2B2R_ADDR (&__PLC_reg[__LINE__])
#define SN_CCSTR_ADDR (&__PLC_reg[__LINE__])
#define SN_CCSTRR_ADDR (&__PLC_reg[__LINE__])
#define SN_CLKCR_ADDR (&__PLC_reg[__LINE__])
#define SN_CONSTRASTR_ADDR (&__PLC_reg[__LINE__])
#define SN_CONSTRASTRR_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL0R_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL0RR_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL1R_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL1RR_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL2R_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL2RR_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL3R_ADDR (&__PLC_reg[__LINE__])
#define SN_CTL3RR_ADDR (&__PLC_reg[__LINE__])
#define SN_DVLCNTHR_ADDR (&__PLC_reg[__LINE__])
#define SN_DVLCNTHRR_ADDR (&__PLC_reg[__LINE__])
#define SN_DVLCNTLR_ADDR (&__PLC_reg[__LINE__])
#define SN_DVLCNTLRR_ADDR (&__PLC_reg[__LINE__])
#define SN_GPIOR_ADDR (&__PLC_reg[__LINE__])
#define SN_GPIORR_ADDR (&__PLC_reg[__LINE__])
#define SN_HACTIVEHR_ADDR (&__PLC_reg[__LINE__])
#define SN_HACTIVEHRR_ADDR (&__PLC_reg[__LINE__])
#define SN_HACTIVELR_ADDR (&__PLC_reg[__LINE__])
#define SN_HACTIVELRR_ADDR (&__PLC_reg[__LINE__])
#define SN_HDELAYHR_ADDR (&__PLC_reg[__LINE__])
#define SN_HDELAYHRR_ADDR (&__PLC_reg[__LINE__])
#define SN_HDELAYLR_ADDR (&__PLC_reg[__LINE__])
#define SN_HDELAYLRR_ADDR (&__PLC_reg[__LINE__])
#define SN_HSCALEHR_ADDR (&__PLC_reg[__LINE__])
#define SN_HSCALEHRR_ADDR (&__PLC_reg[__LINE__])
#define SN_HSCALELR_ADDR (&__PLC_reg[__LINE__])
#define SN_HSCALELRR_ADDR (&__PLC_reg[__LINE__])
#define SN_HUER_ADDR (&__PLC_reg[__LINE__])
#define SN_HUERR_ADDR (&__PLC_reg[__LINE__])
#define SN_INPUTR_ADDR (&__PLC_reg[__LINE__])
#define SN_INPUTRR_ADDR (&__PLC_reg[__LINE__])
#define SN_LHSYNCFR_ADDR (&__PLC_reg[__LINE__])
#define SN_LHSYNCRR_ADDR (&__PLC_reg[__LINE__])
#define SN_LTXBF1R_ADDR (&__PLC_reg[__LINE__])
#define SN_LTXBF2R_ADDR (&__PLC_reg[__LINE__])
#define SN_LTXEF1R_ADDR (&__PLC_reg[__LINE__])
#define SN_LTXEF2R_ADDR (&__PLC_reg[__LINE__])
#define SN_LTXHER_ADDR (&__PLC_reg[__LINE__])
#define SN_LTXHSR_ADDR (&__PLC_reg[__LINE__])
#define SN_MIS1R_ADDR (&__PLC_reg[__LINE__])
#define SN_MIS2R_ADDR (&__PLC_reg[__LINE__])
#define SN_NOER_ADDR (&__PLC_reg[__LINE__])
#define SN_NOERR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF28HR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF28HRR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF28LR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF28LRR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF35HR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF35HRR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF35LR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLF35LRR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLI28R_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLI28RR_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLI35R_ADDR (&__PLC_reg[__LINE__])
#define SN_PLLI35RR_ADDR (&__PLC_reg[__LINE__])
#define SN_RDR_ADDR (&__PLC_reg[__LINE__])
#define SN_SATUR_ADDR (&__PLC_reg[__LINE__])
#define SN_SATURR_ADDR (&__PLC_reg[__LINE__])
#define SN_SATVR_ADDR (&__PLC_reg[__LINE__])
#define SN_SATVRR_ADDR (&__PLC_reg[__LINE__])
#define SN_SFR_ADDR (&__PLC_reg[__LINE__])
#define SN_SR_ADDR (&__PLC_reg[__LINE__])
#define SN_SYNCR_ADDR (&__PLC_reg[__LINE__])
#define SN_TDECR_ADDR (&__PLC_reg[__LINE__])
#define SN_TDECRR_ADDR (&__PLC_reg[__LINE__])
#define SN_TGCTLR_ADDR (&__PLC_reg[__LINE__])
#define SN_TGCTLRR_ADDR (&__PLC_reg[__LINE__])
#define SN_TOCR_ADDR (&__PLC_reg[__LINE__])
#define SN_TXER_ADDR (&__PLC_reg[__LINE__])
#define SN_VACTIVEHR_ADDR (&__PLC_reg[__LINE__])
#define SN_VACTIVEHRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VACTIVELR_ADDR (&__PLC_reg[__LINE__])
#define SN_VACTIVELRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VD7FR_ADDR (&__PLC_reg[__LINE__])
#define SN_VD7FRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDELAYHR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDELAYHRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDELAYLR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDELAYLRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDRRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDSR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDSTR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT000R_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT000RR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT00R_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT00RR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT0R_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT0RR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT1R_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT1RR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT2R_ADDR (&__PLC_reg[__LINE__])
#define SN_VDT2RR_ADDR (&__PLC_reg[__LINE__])
#define SN_VDVRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VECCR_ADDR (&__PLC_reg[__LINE__])
#define SN_VECR_ADDR (&__PLC_reg[__LINE__])
#define SN_VERR_ADDR (&__PLC_reg[__LINE__])
#define SN_VEVR_ADDR (&__PLC_reg[__LINE__])
#define SN_VGNR_ADDR (&__PLC_reg[__LINE__])
#define SN_VGNRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VPOLER_ADDR (&__PLC_reg[__LINE__])
#define SN_VPOLERR_ADDR (&__PLC_reg[__LINE__])
#define SN_VREFR_ADDR (&__PLC_reg[__LINE__])
#define SN_VREFRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSCACTLR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSCACTLRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSCALEHR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSCALEHRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSCALELR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSCALELRR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSIFR_ADDR (&__PLC_reg[__LINE__])
#define SN_VSIFRR_ADDR (&__PLC_reg[__LINE__])
#define SN_WCDNR_ADDR (&__PLC_reg[__LINE__])
#define SN_WCDNRR_ADDR (&__PLC_reg[__LINE__])
#define SN_WCUPR_ADDR (&__PLC_reg[__LINE__])
#define SN_WCUPRR_ADDR (&__PLC_reg[__LINE__])
#define VI_CR_ADDR (&__PLC_reg[__LINE__])
#define VI_DAHBAHR_ADDR (&__PLC_reg[__LINE__])
#define VI_DAHBALR_ADDR (&__PLC_reg[__LINE__])
#define VI_DAHBLHR_ADDR (&__PLC_reg[__LINE__])
#define VI_DAHBLLR_ADDR (&__PLC_reg[__LINE__])
#define VI_DFIFOR_ADDR (&__PLC_reg[__LINE__])
#define VI_DFLINR_ADDR (&__PLC_reg[__LINE__])
#define VI_DFPIXR_ADDR (&__PLC_reg[__LINE__])
#define VI_DINTR_ADDR (&__PLC_reg[__LINE__])
#define VI_DLLINR_ADDR (&__PLC_reg[__LINE__])
#define VI_DLPIXR_ADDR (&__PLC_reg[__LINE__])
#define VI_IMASKR_ADDR (&__PLC_reg[__LINE__])
#define VI_IR_ADDR (&__PLC_reg[__LINE__])
#define VI_SAHBAHR_ADDR (&__PLC_reg[__LINE__])
#define VI_SAHBALR_ADDR (&__PLC_reg[__LINE__])
#define VI_SAHBLHR_ADDR (&__PLC_reg[__LINE__])
#define VI_SAHBLLR_ADDR (&__PLC_reg[__LINE__])
#define VI_SDECR_ADDR (&__PLC_reg[__LINE__])
#define VI_SFIFOR_ADDR (&__PLC_reg[__LINE__])
#define VI_SFLINR_ADDR (&__PLC_reg[__LINE__])
#define VI_SFPIXR_ADDR (&__PLC_reg[__LINE__])
#define VI_SLLINR_ADDR (&__PLC_reg[__LINE__])
#define VI_SLPIXR_ADDR (&__PLC_reg[__LINE__])
#define VI_SR_ADDR (&__PLC_reg[__LINE__])
#define VD_CR_ADDR (&__PLC_reg[__LINE__])
#define VD_SR_ADDR (&__PLC_reg[__LINE__])
#define CJOLI1_ADDR (&__PLC_reg[__LINE__])
#define CJOLI2_ADDR (&__PLC_reg[__LINE__])
#define CJOLI3_ADDR (&__PLC_reg[__LINE__])
#define SINIC_ADDR (&__PLC_reg[__LINE__])
#define VIDEO_ADDR (&__PLC_reg[__LINE__])
#define VIDOC_ADDR (&__PLC_reg[__LINE__])
#define CJ1_MR_ADDR (&__PLC_reg[__LINE__])
#define CJ1_PFR_ADDR (&__PLC_reg[__LINE__])
#define CJ1_SR_ADDR (&__PLC_reg[__LINE__])
#define CJ2_MR_ADDR (&__PLC_reg[__LINE__])
#define CJ2_PFR_ADDR (&__PLC_reg[__LINE__])
#define CJ2_SR_ADDR (&__PLC_reg[__LINE__])
#define CJ3_MR_ADDR (&__PLC_reg[__LINE__])
#define CJ3_PFR_ADDR (&__PLC_reg[__LINE__])
#define CJ3_SR_ADDR (&__PLC_reg[__LINE__])