summaryrefslogtreecommitdiff
path: root/common/tools/genNVRAM/iomux_cfg.h
blob: b7ac8a17e774bcc7919faad5a48de1ea7e3e6c51 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
/*
 * common/tools/genNVRAM/iomux_cfg.h
 *
 * Copyright (C) 2012 MStar Semiconductor.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software Foundation,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
 */
#ifndef __IOMUX_CFG_H
#define __IOMUX_CFG_H

#include <sys/types.h>

/*
 * IOMUX configurations: triplet of offset, value, mask, where offset is
 * relative to IOMUX_BASE.
 */

/*
 * MSK500-DDR2 dev board with :
 *  - ETH1 RGMII mode
 *  - ETH2 RMII mode
 *  - Internal AFE
 *  - UART1 = ARM uart1
 *  - UART2 = ARM uart2
 *  - ARM GPIO = 1,3
 *  - LEON GPIO = 0,2
 *
 *  This is the default configuration.
 */
uint32_t iomux_config_msk500_ddr2_1[] =
{
    0x00000000, 0x0000, 0xFFFF,
    0x00000050, 0x1025, 0x1477,
    0x00000080, 0x0500, 0x0F00,
    0x00000084, 0x0002, 0x0002,
    0x0000003C, 0x0004, 0x0004,
    0x00000048, 0x000F, 0x000F,
    (uint32_t)-1
};

/*
 * MSK500-DDR2 dev board with :
 *  - ETH1 RGMII mode
 *  - ETH2 RMII mode
 *  - Internal AFE
 *  - UART1 = ARM uart1
 *  - UART2 = LEON uart
 *  - ARM GPIO = 1,3
 *  - LEON GPIO = 0,2
 */
uint32_t iomux_config_msk500_ddr2_2[] =
{
    0x00000000, 0x0000, 0xFFFF,
    0x00000050, 0x1025, 0x1477,
    0x00000080, 0x0500, 0x0F00,
    0x00000084, 0x0002, 0x0002,
    0x0000003C, 0x0004, 0x0004,
    0x00000048, 0x0010, 0x0010,
    (uint32_t)-1
};

/*
 * MSK500-DDR2 dev board with :
 *  - ETH1 RGMII mode
 *  - ETH2 RMII mode
 *  - Internal AFE
 *  - UART1 = LEON DSU
 *  - UART2 = LEON uart
 *  - ARM GPIO = 1,3
 *  - LEON GPIO = 0,2
 */
uint32_t iomux_config_msk500_ddr2_3[] =
{
    0x00000000, 0x0000, 0xFFFF,
    0x00000050, 0x1025, 0x1477,
    0x00000080, 0x0500, 0x0F00,
    0x00000084, 0x0002, 0x0002,
    0x0000003C, 0x0004, 0x0004,
    0x00000048, 0x0090, 0x0090,
    (uint32_t)-1
};

#endif /* __IOMUX_CFG_H */