summaryrefslogtreecommitdiff
path: root/cleopatre/linux-2.6.25.10-spc300/include/asm-arm/arch-spc300/ips/arizona.h
blob: b6e351cb821367802fb5eb75c62dbe2a4a550dbd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
/*
 *  include/asm/arch/ips/arizona.h
 *
 *  Copyright (C) 2012 MStar Semiconductor.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software Foundation,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
 */
#ifndef __ASM_ARCH_IPS_ARIZONA_H
#define __ASM_ARCH_IPS_ARIZONA_H

/*
 * FCM3 base addresses
 */
#define FCM3_BASE 0xfff00000
#define MARIA_BASE 0x70000000
#define FCM3_ITCM_BASE 0x60000000

/*
 * FPGA management
 */
#define FPGA_MPIO1_OFFSET 0x00094000
#define FCM3_FPGA_MPIO1_BASE (FCM3_BASE | FPGA_MPIO1_OFFSET)
#define MARIA_FPGA_MPIO1_BASE (MARIA_BASE | FPGA_MPIO1_OFFSET)

/*
 * Interrupt controller
 */
#define IT_CTRL_OFFSET 0x000fef00
#define FCM3_IT_CTRL_BASE (FCM3_BASE | IT_CTRL_OFFSET)
#define GIC_OFFSET 0x000ff100
#define FCM3_GIC_BASE (FCM3_BASE | GIC_OFFSET)

/*
 * MPU
 */
#define MPU_MAIN_OFFSET 0x000e8100
#define MPU_CHILD0_OFFSET 0x000ec100
#define MPU_CHILD1_OFFSET 0x000f0100
#define MPU_CHILD3_OFFSET 0x000f8100
#define FCM3_MPU_MAIN_BASE (FCM3_BASE | MPU_MAIN_OFFSET)
#define FCM3_MPU_CHILD0_BASE (FCM3_BASE | MPU_CHILD0_OFFSET)
#define MARIA_MPU_CHILD0_BASE (MARIA_BASE | MPU_CHILD0_OFFSET)
#define FCM3_MPU_CHILD1_BASE (FCM3_BASE | MPU_CHILD1_OFFSET)
#define FCM3_MPU_CHILD3_BASE (FCM3_BASE | MPU_CHILD3_OFFSET)

/*
 * Flash
 */
#define MARIA_EBI_FLASH_BASE (MARIA_BASE | 0x08000000)

/*
 * PLL Clock manager
 */
#define PLL_CLOCK_OFFSET 0x0009c000
#define MARIA_PLL_CLOCK_BASE (MARIA_BASE | PLL_CLOCK_OFFSET)


#endif  /* __ASM_ARCH_IPS_ARIZONA_H */