summaryrefslogtreecommitdiff
path: root/cesar/ce/rx/bitloading/test/data/test_content.txt
blob: cd2df8f0b74fd0aff5a01155d967cf53bad47439 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
----------------------------- Script file information -----------------------------
test vectors generated using:
SubWCRev: 'E:\projet\PLC\DSP_chain\DSP_350_test_vector_generation\Simu\BitLoading\testVectorGeneration.m'
Last committed at revision 18301
Updated to revision 18301

--------------------------------- bitloading test ---------------------------------
test generated on = 26-Jun-2012  at 14:55
SNR = 10 dB
tonemap_initial_under_ber_Xdb_nsr_margin_X_XX_ber_margin generated for 0.76 coderate
final tonemap code rate is 0.76 
------------------------------- tonemap update test -------------------------------
fast and slow are in the same side --> lower carriers
fast and slow are in the same side --> lower carriers
both mean BER are under the inf limit --> boost carriers
fast and slow are in the same side --> lower carriers
fast and slow are in the same side --> lower carriers
fast and slow are in the same side --> lower carriers
fast and slow are in the same side --> lower carriers
fast and slow are in the same side --> lower carriers
both mean BER are under the inf limit --> boost carriers
both mean BER are under the inf limit --> boost carriers
both mean BER are under the inf limit --> boost carriers
both mean BER are under the inf limit --> boost carriers
both mean BER are under the inf limit --> boost carriers
both mean BER are under the inf limit --> boost carriers
both mean BER are under the inf limit --> boost carriers
------------------------------------ Pber test ------------------------------------
PB_MEAN_COEF = 6912
NB iterations = 30