summaryrefslogtreecommitdiff
path: root/2004/n/fpga/src/FPGA_BOARD/Project Outputs for Protel/PC104_PCB_2.8.DRL
blob: 846b71ab0e0f27b4c2da74fb9201db4d679a021e (plain)
1
T�T�#v  2  s k �#v  2  s k �#v  2  s k�#v  2  sk  �#v  2  sk��# �7 8 �7 8 �7 8 �7  8 �7 8 �7 8 �7  8 �7 8  �8 �7   �8  �7 �8 �7  8  �7 8   �7 8 �7 8 �7 8 �7 8 �7 8   �7 8  �7  8 �7  8 �7  8 �7  8 �7  8  �7  8 �7  8 �7 8 �7 8 �7 8  �7 8 �7 8 �7 8 �7  8  �7  8  �7 8 �7 8 �7 8  �7  8 �7 8 �7 8 �7 8  �7 8 �7 8 �7  8 �7  8 �7 8 �7 8 �7 8 �7 �7  8  �7 8 �7  8 �7 8 �7 8 �7 8 �7 8 �7 8 �7  8  �7   8 �7 8 �7 8 �7 8  �7 8  �7 8 �7 8 �7  8 �7 8  �7 8  �7 8 �7 8 �7 8 �7  8  �7  �7  8 �7 8 �7 8  �7  8  �7 8 �7  8 �7 8 �7 8 �7 8 �7 �7  8 �7  8 �7 8 �7 8 �7 8 �7  8    �7  8  �7 8 �7 8 �7  8 �7  8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8  �7 8 �7 8 �7 8 �7 8 �7 8  �7 8 �7 8 �7  8  �7  8  �7 8 �7 8  �7 8 �7 8 �7 �7  8 �7 8 �7 8 �7  8  �7 8  �7 8  �8 �7 8 �7 8 �7 8  �7 8  �7 8  �7 8 �7  8 �7 8  �7 8 �7 �7  8 �7   8 �7 8 �7 8 �7 8   �7 8 �7  8  �7 8  �7 8 �7 8  �7  8 �7 8 �7  8  �7 8  �7  8 �7  8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8  �7 8 �7  8 �7 8 �7  8 �7  8 �7 �7 8 �7  8 �7  8 �7 8  �8 �7 8 �7 8 �7  �7 8  �7   8  �7 �7 8 �7  8 �7  8 �7  �7 8  �7 8 �7  8 �7 8 �7 8 �7   8 �7 8 �7   8 �7 8 �7 8  �7 8  �7  8 �7 8 �7  8 �7 8 �7 8 �7 8  �7 8 �7  8  �7 8  �7  8  �7  8  �7 8  �7 8   �7 8  �7 8 �7 8 �7 8 �7 8 �7  8 �7  8  �7  8 �7 8  �7  8 �7 8  �7  8   �7  8 �7 8  �7 �7 8 �7 8  �7  8  �7 8  �7 8  �8   �7  8  �7  8   �7 8   �7  8 �7 8 �7 8 �7 8 �7 8  �7 8  �7   8  �8   �7 8   �7 8  �7   8   �7 8   �7  8   �7 8  �7 8  �7 8  �7 8 �7 8 �7  8 �7  8  �7   8 �7 8 �7  8  �7  8  �7  8  �7 8 �7 8  �7 8  �7  8  �7 8  �7 8   �7 8 �7  8 �7  �7 8  �7 8   �7 8   �7 8  �7 8  �7 8  �7 8   �7 8   �7 8 �7 8 �7  8  �7 8  �7   8  �7 8  �7 8  �7  8 �7 8 �7 8 �7  8 �7  8 �7 8 �8 �7  8 �7  8 �7 8  �7 8  �7 8 �7   8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7  8 �7 8  �7 8  �7  8 �7 �7 8 �7 8 �7  8 �7 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8  �7 8 �7  �7 8  �7 8 �7  8 �7 8 �7 8  �7 8  �7  8 �7 8 �7 8 �7  8 �7 8 �7 �7 8 �7 8 �7   8  �7 8  �7 8 �7 8  �7  8   �7 8  �7 8  �7 8  �7 8 �7 8 �7  8   �7 8   �7 8    �7 8  �7  8   �7  8  �7  8  �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7 8 �7  8 �7 8 �7  8 �7 8 �7  8 �7 8 �7  8 �7 8 �7 8 �7   8 �7 8  �7 8 �7  8 �7 8  �7 8  �7 8 �7  8 �7  8  �7 8 �7 8 �7 8 �7 8 �7 8 �7  8 �7 8  �7 8  �7 8 �7  8 �7  �7 8 �7 8 �# �7  8 �7  �8 �7  �8 �7  �8 �7  �8  �7  �7 8  �8 �8  �8 �8 �8  �8 �7 �8  �8 �8 �8  �8 �8  �8 �7 �8  �7 �8  �7 �8  �7 �8   �7 �8 �7 �8 �7 �8 �7 �8 �7 �7 8 �7 �8 �7 �8 �7 �8  �7 �8  �7 �7 8 �8  �8  �7 8 �7  �7 �7 �7 �7 �7  �7 �7 8 �7  �7 �7 8 �7  �7 �7 �7  �7 �7 �7 �7  �7 �8 �7  �7 �7 �7 �7  �7 �7 �7  8  �8  �8 �8  �8 �8  �8 �8  �7  �8  �7  �8  �7  �8 �7  �7 8 �7 �8 �7 �7   �7 �7 �8 �7 �7   �7 8  �8 �7  �8  �7 �8 �7 �8  �7 �8 �7  �8  �7 �8 �7 �8  �7  8 �7 �7 �7  �7 �7 �7 �7 �7  �7 �# �7 8 �7 �7 �7 �7 �7 �7 �7 �7 �7 �7 �7 �7  �7 �7  �7 �7 �7 �7  �7 �7 8 �8  �7 �8 �7  �8  �7  �8 �7  �8  �7  �7 �7 �7 �7  �7 �7 �7 �7  �8 �7 �7  �7 �7 �7 �7 �8  �7 �7 �7 �7  �7 �8   �7  �7 �7 �7 �7 �7  �7 �8 �7 �7 �7  �7 �7 �7 �7  �7 8   �7  �7 �7 �7 �8 �7 �7 �7 �7 �7 �7 �7 �7  �7 �7 �7 �8  �7 �7 �7  �7 �7 �7 �7 �7 �7 �7 �7 �7 8   �7 �7 �7 �7 �7 �7 �# �7 8 �7 8  �# �7 8 �7  �7  8 �7 �T �