aboutsummaryrefslogtreecommitdiff
path: root/lib
diff options
context:
space:
mode:
authorUwe Hermann2009-09-04 15:47:38 +0200
committerUwe Hermann2009-09-04 15:47:38 +0200
commit88f35a4a7e0132fead2e932b659148abd391e84e (patch)
tree7ce114ba18a7b16bf195c240fb7d287357f7db76 /lib
parent25a003b07693581cb443630b6f1c91a5041ee21b (diff)
ADC #defines, contributed by Edward Cheeseman <ed@landcrab.co.nz>.
Diffstat (limited to 'lib')
-rw-r--r--lib/Makefile2
-rw-r--r--lib/adc.c49
2 files changed, 50 insertions, 1 deletions
diff --git a/lib/Makefile b/lib/Makefile
index a3f66f1..8dd2a08 100644
--- a/lib/Makefile
+++ b/lib/Makefile
@@ -27,7 +27,7 @@ CFLAGS = -Os -g -Wall -Wextra -I../include -fno-common \
-mcpu=cortex-m3 -mthumb -Wstrict-prototypes
# ARFLAGS = rcsv
ARFLAGS = rcs
-OBJS = rcc.o gpio.o usart.o
+OBJS = rcc.o gpio.o usart.o adc.o
# Be silent per default, but 'make V=1' will show all compiler calls.
ifneq ($(V),1)
diff --git a/lib/adc.c b/lib/adc.c
new file mode 100644
index 0000000..85341e0
--- /dev/null
+++ b/lib/adc.c
@@ -0,0 +1,49 @@
+/*
+ * This file is part of the libopenstm32 project.
+ *
+ * Copyright (C) 2009 Edward Cheeseman <evbuilder@users.sourceforge.net>
+ *
+ * This program is free software: you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation, either version 3 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/*
+ * Basic ADC handling API.
+ *
+ * Examples:
+ * rcc_peripheral_enable_clock(&RCC_APB2ENR, ADC1EN);
+ * rcc_peripheral_disable_clock(&RCC_APB2ENR, ADC1EN);
+ * rcc_peripheral_reset(&RCC_APB2RSTR, ADC1RST);
+ * rcc_peripheral_clear_reset(&RCC_APB2RSTR, ADC1RST);
+ *
+ * rcc_set_adc_clk(ADC_PRE_PLCK2_DIV2);
+ * adc_set_mode(ADC1, TODO);
+ * reg16 = adc_read(ADC1, ADC_CH_0);
+ */
+
+#include <libopenstm32.h>
+
+void rcc_set_adc_clk(u32 prescaler)
+{
+ /* TODO */
+}
+
+void adc_set_mode(u32 block, /* TODO */ u8 mode)
+{
+ /* TODO */
+}
+
+void adc_read(u32 block, u32 channel)
+{
+ /* TODO */
+}