aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32-h103
diff options
context:
space:
mode:
authorThomas Otto2010-05-11 14:50:55 +0200
committerThomas Otto2010-05-11 14:50:55 +0200
commitd08ee7e33315e21d7b1d6ade1cabbcdf4616108c (patch)
tree6d82d8274604a3aadf31d5d3cde02ca8707e365c /examples/stm32-h103
parentb2bca1f1a413b3e6b7527445f89d3a802e4bab76 (diff)
Changed examples to new rcc definitions.
Diffstat (limited to 'examples/stm32-h103')
-rw-r--r--examples/stm32-h103/fancyblink/fancyblink.c2
-rw-r--r--examples/stm32-h103/miniblink/miniblink.c2
-rw-r--r--examples/stm32-h103/usart/usart.c6
3 files changed, 5 insertions, 5 deletions
diff --git a/examples/stm32-h103/fancyblink/fancyblink.c b/examples/stm32-h103/fancyblink/fancyblink.c
index 39652ec..014ae90 100644
--- a/examples/stm32-h103/fancyblink/fancyblink.c
+++ b/examples/stm32-h103/fancyblink/fancyblink.c
@@ -26,7 +26,7 @@ void clock_setup(void)
rcc_clock_setup_in_hse_8mhz_out_72mhz();
/* Enable GPIOC clock. */
- rcc_peripheral_enable_clock(&RCC_APB2ENR, IOPCEN);
+ rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPCEN);
}
diff --git a/examples/stm32-h103/miniblink/miniblink.c b/examples/stm32-h103/miniblink/miniblink.c
index 21575f6..dc48200 100644
--- a/examples/stm32-h103/miniblink/miniblink.c
+++ b/examples/stm32-h103/miniblink/miniblink.c
@@ -26,7 +26,7 @@ void gpio_setup(void)
/* Manually: */
// RCC_APB2ENR |= IOPCEN;
/* Using API functions: */
- rcc_peripheral_enable_clock(&RCC_APB2ENR, IOPCEN);
+ rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPCEN);
/* Set GPIO12 (in GPIO port C) to 'output push-pull'. */
/* Manually: */
diff --git a/examples/stm32-h103/usart/usart.c b/examples/stm32-h103/usart/usart.c
index 3776f84..d8ffe3d 100644
--- a/examples/stm32-h103/usart/usart.c
+++ b/examples/stm32-h103/usart/usart.c
@@ -26,11 +26,11 @@ void clock_setup(void)
rcc_clock_setup_in_hse_8mhz_out_72mhz();
/* Enable GPIOC clock. */
- rcc_peripheral_enable_clock(&RCC_APB2ENR, IOPCEN);
+ rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPCEN);
/* Enable clocks for GPIO port B (for GPIO_USART3_TX) and USART3. */
- rcc_peripheral_enable_clock(&RCC_APB2ENR, IOPBEN);
- rcc_peripheral_enable_clock(&RCC_APB1ENR, USART3EN);
+ rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPBEN);
+ rcc_peripheral_enable_clock(&RCC_APB1ENR, RCC_APB1ENR_USART3EN);
}
void usart_setup(void)