summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorschodet2008-03-26 14:17:40 +0000
committerschodet2008-03-26 14:17:40 +0000
commitefa5edf966c50e1bdeb3d2d58cd46b0ba9d5e627 (patch)
treeb39bd9ac85b448a5810f15038bfce65278245539
parentd021e94f0caa474e341ea3c0a7bd8ed100feb655 (diff)
* hal/phy:
- use registers definitions from hardware team. git-svn-id: svn+ssh://pessac/svn/cesar/trunk@1637 017c9cb6-072f-447c-8318-d5b54f68fe89
-rw-r--r--hal/phy/inc/regs.h177
-rw-r--r--hal/phy/inc/regs_addr.h300
-rw-r--r--hal/phy/src/pbdma.c4
-rw-r--r--hal/phy/src/phy.c4
-rw-r--r--hal/phy/src/rx.c4
5 files changed, 334 insertions, 155 deletions
diff --git a/hal/phy/inc/regs.h b/hal/phy/inc/regs.h
index 9f3725081d..f71f93a046 100644
--- a/hal/phy/inc/regs.h
+++ b/hal/phy/inc/regs.h
@@ -1,5 +1,5 @@
-#ifndef inc_regs_h
-#define inc_regs_h
+#ifndef hal_phy_inc_regs_h
+#define hal_phy_inc_regs_h
/* Cesar project {{{
*
* Copyright (C) 2008 Spidcom
@@ -8,15 +8,18 @@
*
* }}} */
/**
- * \file inc/regs.h
+ * \file hal/phy/inc/regs.h
* \brief HAL Phy registers.
* \ingroup hal_phy
*/
+#include "hal/phy/inc/regs_addr.h"
+
+typedef u32 uint32_t;
+
/*** PRATIC ***/
/* CONFIG */
-#define PHY_PRATIC_CONFIG (* (volatile u32 *) 0x0)
#define PHY_PRATIC_CONFIG__DIVISION_FACTOR 20, 0
#define PHY_PRATIC_CONFIG__SLOT_SIZE 31, 21
@@ -41,11 +44,7 @@
#define PHY_PRATIC_ACTION__STOP_ACQU 0x11
#define PHY_PRATIC_ACTION__INIT_RX 0x12
-/* IMMEDIATE_ACTION */
-#define PHY_PRATIC_IMMEDIATE_ACTION (* (volatile u32 *) 0x0)
-
/* CSMA */
-#define PHY_PRATIC_CSMA (* (volatile u32 *) 0x0)
#define PHY_PRATIC_CSMA__MPDU_CAP 1, 0
#define PHY_PRATIC_CSMA__SENT_CAP 3, 2
#define PHY_PRATIC_CSMA__MEDIUM_CAP 5, 4
@@ -57,16 +56,7 @@
#define PHY_PRATIC_CSMA__TX_PRIORITY_LOST_MASK 20, 20
#define PHY_PRATIC_CSMA__TX_WHILE_RX_MASK 21, 21
-/* TIMERS */
-#define PHY_PRATIC_STA_LOCAL_TIMER (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_STA_LAST_RECEIVED_FRAME_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_STA_LAST_CAPTURED_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_SYS_LOCAL_TIMER (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_SYS_LAST_RECEIVED_FRAME_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_SYS_LAST_CAPTURED_DATE (* (volatile u32 *) 0x0)
-
/* FFT_PARAM */
-#define PHY_PRATIC_FFT_PARAM (* (volatile u32 *) 0x0)
#define PHY_PRATIC_FFT_PARAM__SIZE 0, 0
# define PHY_PRATIC_FFT_PARAM__SIZE__384 0
# define PHY_PRATIC_FFT_PARAM__SIZE__3072 1
@@ -78,25 +68,9 @@
#define PHY_PRATIC_FFT_PARAM__FIRST_ADD 18, 8
/* SEND_SYMB_PARAM */
-#define PHY_PRATIC_SEND_SYMB_PARAM (* (volatile u32 *) 0x0)
#define PHY_PRATIC_SEND_SYMB_PARAM__TYPE 2, 0
/* TIMER_X_CTRL */
-#define PHY_PRATIC_TIMER_1_CTRL (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_1_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_1_EFFECTIVE_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_2_CTRL (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_2_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_2_EFFECTIVE_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_3_CTRL (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_3_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_3_EFFECTIVE_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_4_CTRL (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_4_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_4_EFFECTIVE_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_5_CTRL (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_5_DATE (* (volatile u32 *) 0x0)
-#define PHY_PRATIC_TIMER_5_EFFECTIVE_DATE (* (volatile u32 *) 0x0)
#define PHY_PRATIC_TIMER_X_CTRL__VALID 0, 0
#define PHY_PRATIC_TIMER_X_CTRL__TIME_SOURCE 1, 1
#define PHY_PRATIC_TIMER_X_CTRL__ACTION 6, 2
@@ -105,23 +79,17 @@
/*** DSP SS ***/
/* COMMON_MODE */
-#define PHY_DSPSS_COMMON_MODE (* (volatile u32 *) 0x0)
#define PHY_DSPSS_COMMON_MODE__GLOBAL_MODE 1, 0
#define PHY_DSPSS_COMMON_MODE__USE_CRC_FC 2, 2
#define PHY_DSPSS_COMMON_MODE__USE_CRC_PB 3, 3
#define PHY_DSPSS_COMMON_MODE__CLK_150MHZ 4, 4
/* TMD_CTRL */
-#define PHY_DSPSS_TMD_CTRL (* (volatile u32 *) 0x0)
#define PHY_DSPSS_TMD_CTRL__BUSY 0, 0
#define PHY_DSPSS_TMD_CTRL__DONE 1, 1
#define PHY_DSPSS_TMD_CTRL__ERROR 2, 2
-/* TMD_DESC_ADDR */
-#define PHY_DSPSS_TMD_DESC_ADDR (* (volatile u32 *) 0x0)
-
/* TX_PARAM */
-#define PHY_DSPSS_TX_PARAM (* (volatile u32 *) 0x0)
#define PHY_DSPSS_TX_PARAM__PB_SIZE 0, 0
#define PHY_DSPSS_TX_PARAM__PB_RATE 1, 1
#define PHY_DSPSS_TX_PARAM__PB_MOD 3, 2
@@ -141,7 +109,6 @@
)
/* TX_GUARD_TABLE */
-#define PHY_DSPSS_TX_GUARD_TABLE (* (volatile u32 *) 0x0)
#define PHY_DSPSS_TX_GUARD_TABLE__INDEX 7, 0
#define PHY_DSPSS_TX_GUARD_TABLE__VALUE 19, 8
# define PHY_DSPSS_TX_GUARD_TABLE__VALUE_417 417
@@ -149,18 +116,10 @@
# define PHY_DSPSS_TX_GUARD_TABLE__VALUE_3534 3534
/* TX_FC_10 */
-#define PHY_DSPSS_TX_FC_10 (* (volatile u32 *) 0x0)
#define PHY_DSPSS_TX_FC_10__FC 24, 0
#define PHY_DSPSS_TX_FC_10__CRC 31, 31
-/* TX_FC_AV */
-#define PHY_DSPSS_TX_FC_AV_0 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_TX_FC_AV_1 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_TX_FC_AV_2 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_TX_FC_AV_3 (* (volatile u32 *) 0x0)
-
/* RX_PARAM */
-#define PHY_DSPSS_RX_PARAM (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RX_PARAM__PB_SIZE 0, 0
#define PHY_DSPSS_RX_PARAM__PB_RATE 1, 1
#define PHY_DSPSS_RX_PARAM__PB_MOD 3, 2
@@ -173,7 +132,6 @@
)
/* RX_FEC_PARAM */
-#define PHY_DSPSS_RX_FEC_PARAM (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RX_FEC_PARAM__ME10DOI_MAX_IT 4, 0
#define PHY_DSPSS_RX_FEC_PARAM__TCC_HALF_IT 12, 8
#define PHY_DSPSS_RX_FEC_PARAM__TCC_DYN_STOP 13, 13
@@ -181,7 +139,6 @@
#define PHY_DSPSS_RX_FEC_PARAM__TCC_THRESHOLD 31, 24
/* RX_FC_10 */
-#define PHY_DSPSS_RX_FC_10 (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RX_FC_10__FC 24, 0
#define PHY_DSPSS_RX_FC_10__DECODER_SUCCESS 25, 25
#define PHY_DSPSS_RX_FC_10__CRC_OK 26, 26
@@ -191,54 +148,31 @@
| BF_MASK (PHY_DSPSS_RX_FC_10__CRC_OK))
/* RX_FC_AV_STATUS */
-#define PHY_DSPSS_RX_FC_AV_STATUS (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RX_FC_AV_STATUS__RECEIVED 0, 0
#define PHY_DSPSS_RX_FC_AV_STATUS__CRC_OK 1, 1
# define PHY_DSPSS_RX_FC_AV_STATUS__OK_MASK \
(BF_MASK (PHY_DSPSS_RX_FC_AV_STATUS__RECEIVED) \
| BF_MASK (PHY_DSPSS_RX_FC_AV_STATUS__CRC_OK))
-/* RX_FC_AV */
-#define PHY_DSPSS_RX_FC_AV_0 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_RX_FC_AV_1 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_RX_FC_AV_2 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_RX_FC_AV_3 (* (volatile u32 *) 0x0)
-
-/* X_ROBO_INTERLEAVER1 */
-#define PHY_DSPSS_STD_ROBO_INTERLEAVER1 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_MINI_ROBO_INTERLEAVER1 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_HS_ROBO_INTERLEAVER1 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_X_ROBO_INTERLEAVER1__NPAD 9, 0
-#define PHY_DSPSS_X_ROBO_INTERLEAVER1__BITS_IN_SEGMENT 26, 16
-
-/* X_ROBO_INTERLEAVER2 */
-#define PHY_DSPSS_STD_ROBO_INTERLEAVER2 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_MINI_ROBO_INTERLEAVER2 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_HS_ROBO_INTERLEAVER2 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_X_ROBO_INTERLEAVER2__CYCLE_SHIFT_0 2, 0
-#define PHY_DSPSS_X_ROBO_INTERLEAVER2__CYCLE_SHIFT_1 5, 3
-#define PHY_DSPSS_X_ROBO_INTERLEAVER2__CYCLE_SHIFT_2 8, 6
-#define PHY_DSPSS_X_ROBO_INTERLEAVER2__CYCLE_SHIFT_3 11, 9
-#define PHY_DSPSS_X_ROBO_INTERLEAVER2__CYCLE_SHIFT_4 14, 12
-#define PHY_DSPSS_X_ROBO_INTERLEAVER2__MAX_CARRIER 26, 16
-
-/* HP10_MASK */
-#define PHY_DSPSS_HP10_MASK_0 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_HP10_MASK_1 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_HP10_MASK_2 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_HP10_MASK_3 (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_HP10_MASK_4 (* (volatile u32 *) 0x0)
+/* X_ROBO_INTERLEAVER_1 */
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_1__NPAD 9, 0
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_1__BITS_IN_SEGMENT 26, 16
+
+/* X_ROBO_INTERLEAVER_2 */
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_2__CYCLE_SHIFT_0 2, 0
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_2__CYCLE_SHIFT_1 5, 3
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_2__CYCLE_SHIFT_2 8, 6
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_2__CYCLE_SHIFT_3 11, 9
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_2__CYCLE_SHIFT_4 14, 12
+#define PHY_DSPSS_X_ROBO_INTERLEAVER_2__MAX_CARRIER 26, 16
/* HPAV_MASK */
-#define PHY_DSPSS_HPAV_MASK (* (volatile u32 *) 0x0)
#define PHY_DSPSS_HPAV_MASK__NB_CARRIER 10, 0
/* CHANNEL_ESTIM_COEF */
-#define PHY_DSPSS_CHANNEL_ESTIM_COEF (* (volatile u32 *) 0x0)
#define PHY_DSPSS_CHANNEL_ESTIM_COEF__COEF_PREAMBLE 4, 0
/* RESYS_PARAM */
-#define PHY_DSPSS_RESYS_PARAM (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RESYS_PARAM__FC_MODE 1, 0
#define PHY_DSPSS_RESYS_PARAM__SHORT_PPDU 2, 2
#define PHY_DSPSS_RESYS_PARAM__RESYS_COND 3, 3
@@ -246,38 +180,31 @@
#define PHY_DSPSS_RESYS_PARAM__LAST_SYMB_INDEX 15, 7
/* RESYS_THRESHOLD */
-#define PHY_DSPSS_RESYS_THRESHOLD (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RESYS_THRESHOLD_NB_SYNCP_1 15, 0
#define PHY_DSPSS_RESYS_THRESHOLD_NB_SYNCP_2 31, 16
/* DETECT_PARAM_1 */
-#define PHY_DSPSS_DETECT_PARAM_1 (* (volatile u32 *) 0x0)
#define PHY_DETECT_PARAM_1__LAMBDA 15, 0
#define PHY_DETECT_PARAM_1__GAMMA 31, 16
/* DETECT_PARAM_2 */
-#define PHY_DSPSS_DETECT_PARAM_2 (* (volatile u32 *) 0x0)
#define PHY_DETECT_PARAM_2__DMIN 15, 0
#define PHY_DETECT_PARAM_2__DMAX 31, 16
/* DETECT_PARAM_3 */
-#define PHY_DSPSS_DETECT_PARAM_3 (* (volatile u32 *) 0x0)
#define PHY_DETECT_PARAM_3__AFE_IN_BLOCK_EXP 15, 0
#define PHY_DETECT_PARAM_3__USE_BAND_0 16, 16
#define PHY_DETECT_PARAM_3__USE_BAND_1 17, 17
/* MAGIC_PARAM_1 */
-#define PHY_DSPSS_MAGIC_PARAM_1 (* (volatile u32 *) 0x0)
#define PHY_DSPSS_MAGIC_PARAM_1__TARGET_NRJ 15, 0
#define PHY_DSPSS_MAGIC_PARAM_1__CONVERGENCE_TOLERANCE 31, 16
/* MAGIC_PARAM_2 */
-#define PHY_DSPSS_MAGIC_PARAM_2 (* (volatile u32 *) 0x0)
#define PHY_DSPSS_MAGIC_PARAM_2__DIVERGENCE_TOLERANCE 15, 0
#define PHY_DSPSS_MAGIC_PARAM_2__CONSTANT_GAIN_THRESHOLD 31, 16
/* MAGIC_PARAM_3 */
-#define PHY_DSPSS_MAGIC_PARAM_3 (* (volatile u32 *) 0x0)
#define PHY_DSPSS_MAGIC_PARAM_3__MAX_GAIN 15, 0
#define PHY_DSPSS_MAGIC_PARAM_3__OVERFLOW_GAIN_RESET 23, 16
#define PHY_DSPSS_MAGIC_PARAM_3__AGC_MANUAL 24, 24
@@ -285,7 +212,6 @@
#define PHY_DSPSS_MAGIC_PARAM_3__ACTIVATE_PWM 26, 26
/* AFE_CONFIG */
-#define PHY_DSPSS_AFE_CONFIG (* (volatile u32 *) 0x0)
#define PHY_DSPSS_AFE_CONFIG__MANUAL_PGA_VALUE 5, 0
#define PHY_DSPSS_AFE_CONFIG__PGA_MANUAL 7, 7
#define PHY_DSPSS_AFE_CONFIG__PLC_RESET 8, 8
@@ -296,32 +222,27 @@
#define PHY_DSPSS_AFE_CONFIG__PLC_RX_ENABLE 13, 13
#define PHY_DSPSS_AFE_CONFIG__PLC_TX_ENABLE 14, 14
-/* RESYS_DETECTION_OFFSET */
-#define PHY_DSPSS_RESYS_DETECTION_OFFSET (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_RESYS_DETECTION_OFFSET__PREAMBLE 11, 0
-#define PHY_DSPSS_RESYS_DETECTION_OFFSET__MUFTI_START_ADDRESS 19, 16
+/* RESYS_DETECT_OFFSET */
+#define PHY_DSPSS_RESYS_DETECT_OFFSET__PREAMBLE 11, 0
+#define PHY_DSPSS_RESYS_DETECT_OFFSET__MUFTI_START_ADDRESS 19, 16
/* RESYS_DEBUG_1 */
-#define PHY_DSPSS_RESYS_DEBUG_1 (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RESYS_DEBUG_1__SYMBOL_COUNT 7, 0
#define PHY_DSPSS_RESYS_DEBUG_1__SAMPLE_COUNT 26, 8
/* RESYS_DEBUG_2 */
-#define PHY_DSPSS_RESYS_DEBUG_2 (* (volatile u32 *) 0x0)
#define PHY_DSPSS_RESYS_DEBUG_2__NEXT_SYMBOL_TRANSITION 18, 0
-/* MABEILLE */
-#define PHY_DSPSS_MABEILLE (* (volatile u32 *) 0x0)
-#define PHY_DSPSS_MABEILLE__DEBUG_MODE_MUFTI 0, 0
-#define PHY_DSPSS_MABEILLE__DEBUG_MODE_TX_MEM 1, 1
-#define PHY_DSPSS_MABEILLE__DEBUG_MODE_RX_MEM 2, 2
-#define PHY_DSPSS_MABEILLE__DEBUG_MODE_PRE_MEM 3, 3
-#define PHY_DSPSS_MABEILLE__DEBUG_MODE_PRS_MEM 4, 4
+/* MABEILLE_MODE */
+#define PHY_DSPSS_MABEILLE_MODE__DEBUG_MODE_MUFTI 0, 0
+#define PHY_DSPSS_MABEILLE_MODE__DEBUG_MODE_TX_MEM 1, 1
+#define PHY_DSPSS_MABEILLE_MODE__DEBUG_MODE_RX_MEM 2, 2
+#define PHY_DSPSS_MABEILLE_MODE__DEBUG_MODE_PRE_MEM 3, 3
+#define PHY_DSPSS_MABEILLE_MODE__DEBUG_MODE_PRS_MEM 4, 4
/*** PB DMA ***/
/* CTRL_CONFIG */
-#define PHY_PBDMA_CTRL_CONFIG (* (volatile u32 *) 0x0)
#define PHY_PBDMA_CTRL_CONFIG__START_DATA 0, 0
#define PHY_PBDMA_CTRL_CONFIG__START_CHANDATA 1, 1
#define PHY_PBDMA_CTRL_CONFIG__AES_BYPASS 3, 3
@@ -331,7 +252,6 @@
# define PHY_PBDMA_CTRL_CONFIG__HPROT__DEFAULT 1
/* STATUS_ERROR */
-#define PHY_PBDMA_STATUS_ERROR (* (volatile u32 *) 0x0)
#define PHY_PBDMA_STATUS_ERROR__PB_NULL 0, 0
#define PHY_PBDMA_STATUS_ERROR__RX_HEADER_LOAD_ERROR 1, 1
#define PHY_PBDMA_STATUS_ERROR__AHB_RESPONSE_ERROR 2, 2
@@ -348,54 +268,13 @@
#define PHY_PBDMA_STATUS_ERROR__NULL_PB_INDEX 31, 24
/* CONFIG_PB */
-#define PHY_PBDMA_CONFIG_PB (* (volatile u32 *) 0x0)
#define PHY_PBDMA_CONFIG_PB__PB_NB_TOTAL 7, 0
#define PHY_PBDMA_CONFIG_PB__PB_NB_READY 15, 8
#define PHY_PBDMA_CONFIG_PB__PB_NB_IT 23, 16
-/* PTR_TX_RX */
-#define PHY_PBDMA_PTR_TX_RX (* (volatile u32 *) 0x0)
-
-/* PTR_CHANDATA */
-#define PHY_PBDMA_PTR_CHANDATA (* (volatile u32 *) 0x0)
-
-/* IV_0 */
-#define PHY_PBDMA_IV_0 (* (volatile u32 *) 0x0)
-/* IV_1 */
-#define PHY_PBDMA_IV_1 (* (volatile u32 *) 0x0)
-/* IV_2 */
-#define PHY_PBDMA_IV_2 (* (volatile u32 *) 0x0)
-/* IV_3 */
-#define PHY_PBDMA_IV_3 (* (volatile u32 *) 0x0)
-/* KEY_0 */
-#define PHY_PBDMA_KEY_0 (* (volatile u32 *) 0x0)
-/* KEY_1 */
-#define PHY_PBDMA_KEY_1 (* (volatile u32 *) 0x0)
-/* KEY_2 */
-#define PHY_PBDMA_KEY_2 (* (volatile u32 *) 0x0)
-/* KEY_3 */
-#define PHY_PBDMA_KEY_3 (* (volatile u32 *) 0x0)
-
-/* DESC_NEXT_PTR */
-#define PHY_PBDMA_DESC_NEXT_PTR (* (volatile u32 *) 0x0)
-/* DESC_BUF_ADDR */
-#define PHY_PBDMA_DESC_BUF_ADDR (* (volatile u32 *) 0x0)
-/* DESC_PBH_OR_CHCONF */
-#define PHY_PBDMA_DESC_PBH_OR_CHCONF (* (volatile u32 *) 0x0)
/* DESC_BER_HALFIT */
-#define PHY_PBDMA_DESC_BER_HALFIT (* (volatile u32 *) 0x0)
#define PHY_PBDMA_DESC_BER_HALFIT__BER 15, 0
#define PHY_PBDMA_DESC_BER_HALFIT__HALFIT 20, 16
#define PHY_PBDMA_DESC_BER_HALFIT__CRC_STATUS 21, 21
-/* SACKI_BITMAP */
-#define PHY_PBDMA_SACKI_BITMAP_0 (* (volatile u32 *) 0x0)
-#define PHY_PBDMA_SACKI_BITMAP_1 (* (volatile u32 *) 0x0)
-#define PHY_PBDMA_SACKI_BITMAP_2 (* (volatile u32 *) 0x0)
-#define PHY_PBDMA_SACKI_BITMAP_3 (* (volatile u32 *) 0x0)
-#define PHY_PBDMA_SACKI_BITMAP_4 (* (volatile u32 *) 0x0)
-#define PHY_PBDMA_SACKI_BITMAP_5 (* (volatile u32 *) 0x0)
-#define PHY_PBDMA_SACKI_BITMAP_6 (* (volatile u32 *) 0x0)
-#define PHY_PBDMA_SACKI_BITMAP_7 (* (volatile u32 *) 0x0)
-
-#endif /* inc_regs_h */
+#endif /* hal_phy_inc_regs_h */
diff --git a/hal/phy/inc/regs_addr.h b/hal/phy/inc/regs_addr.h
new file mode 100644
index 0000000000..317077e129
--- /dev/null
+++ b/hal/phy/inc/regs_addr.h
@@ -0,0 +1,300 @@
+#define PHY_BASE_ADDR (0xA0000000)
+
+#define PHY_PRATIC_CONFIG (* (volatile uint32_t *)0xA0001000)
+#define PHY_PRATIC_STA_LOCAL_TIMER (* (volatile uint32_t *)0xA0001010)
+#define PHY_PRATIC_STA_LAST_RECEIVED_FRAME_DATE (* (volatile uint32_t *)0xA0001014)
+#define PHY_PRATIC_STA_LAST_CAPTURED_DATE (* (volatile uint32_t *)0xA0001018)
+#define PHY_PRATIC_SYS_LOCAL_TIMER (* (volatile uint32_t *)0xA0001020)
+#define PHY_PRATIC_SYS_LAST_RECEIVED_FRAME_DATE (* (volatile uint32_t *)0xA0001024)
+#define PHY_PRATIC_SYS_LAST_CAPTURED_DATE (* (volatile uint32_t *)0xA0001028)
+#define PHY_PRATIC_IMMEDIATE_ACTION (* (volatile uint32_t *)0xA0001030)
+#define PHY_PRATIC_CSMA (* (volatile uint32_t *)0xA0001034)
+#define PHY_PRATIC_FFT_PARAM (* (volatile uint32_t *)0xA0001038)
+#define PHY_PRATIC_SEND_SYMB_PARAM (* (volatile uint32_t *)0xA000103C)
+#define PHY_PRATIC_TIMER_1_CTRL (* (volatile uint32_t *)0xA0001040)
+#define PHY_PRATIC_TIMER_1_DATE (* (volatile uint32_t *)0xA0001044)
+#define PHY_PRATIC_TIMER_1_EFFECTIVE_DATE (* (volatile uint32_t *)0xA0001048)
+#define PHY_PRATIC_TIMER_2_CTRL (* (volatile uint32_t *)0xA0001050)
+#define PHY_PRATIC_TIMER_2_DATE (* (volatile uint32_t *)0xA0001054)
+#define PHY_PRATIC_TIMER_2_EFFECTIVE_DATE (* (volatile uint32_t *)0xA0001058)
+#define PHY_PRATIC_TIMER_3_CTRL (* (volatile uint32_t *)0xA0001060)
+#define PHY_PRATIC_TIMER_3_DATE (* (volatile uint32_t *)0xA0001064)
+#define PHY_PRATIC_TIMER_3_EFFECTIVE_DATE (* (volatile uint32_t *)0xA0001068)
+#define PHY_PRATIC_TIMER_4_CTRL (* (volatile uint32_t *)0xA0001070)
+#define PHY_PRATIC_TIMER_4_DATE (* (volatile uint32_t *)0xA0001074)
+#define PHY_PRATIC_TIMER_4_EFFECTIVE_DATE (* (volatile uint32_t *)0xA0001078)
+#define PHY_PRATIC_TIMER_5_CTRL (* (volatile uint32_t *)0xA0001080)
+#define PHY_PRATIC_TIMER_5_DATE (* (volatile uint32_t *)0xA0001084)
+#define PHY_PRATIC_TIMER_5_EFFECTIVE_DATE (* (volatile uint32_t *)0xA0001088)
+#define PHY_PRATIC_TIMER_6_CTRL (* (volatile uint32_t *)0xA0001090)
+#define PHY_PRATIC_TIMER_6_DATE (* (volatile uint32_t *)0xA0001094)
+#define PHY_PRATIC_TIMER_6_EFFECTIVE_DATE (* (volatile uint32_t *)0xA0001098)
+#define PHY_PRATIC_TIMER_7_CTRL (* (volatile uint32_t *)0xA00010A0)
+#define PHY_PRATIC_TIMER_7_DATE (* (volatile uint32_t *)0xA00010A4)
+#define PHY_PRATIC_TIMER_7_EFFECTIVE_DATE (* (volatile uint32_t *)0xA00010A8)
+#define PHY_PRATIC_TIMER_8_CTRL (* (volatile uint32_t *)0xA00010B0)
+#define PHY_PRATIC_TIMER_8_DATE (* (volatile uint32_t *)0xA00010B4)
+#define PHY_PRATIC_TIMER_8_EFFECTIVE_DATE (* (volatile uint32_t *)0xA00010B8)
+#define PHY_PRATIC_TIMER_9_CTRL (* (volatile uint32_t *)0xA00010C0)
+#define PHY_PRATIC_TIMER_9_DATE (* (volatile uint32_t *)0xA00010C4)
+#define PHY_PRATIC_TIMER_9_EFFECTIVE_DATE (* (volatile uint32_t *)0xA00010C8)
+#define PHY_PRATIC_TIMER_10_CTRL (* (volatile uint32_t *)0xA00010D0)
+#define PHY_PRATIC_TIMER_10_DATE (* (volatile uint32_t *)0xA00010D4)
+#define PHY_PRATIC_TIMER_10_EFFECTIVE_DATE (* (volatile uint32_t *)0xA00010D8)
+
+
+#define PHY_PBDMA_CTRL_CONFIG (* (volatile uint32_t *)0xA0005000)
+#define PHY_PBDMA_STATUS_ERROR (* (volatile uint32_t *)0xA0005004)
+#define PHY_PBDMA_CONFIG_PB (* (volatile uint32_t *)0xA0005008)
+#define PHY_PBDMA_PTR_PB_DESC (* (volatile uint32_t *)0xA0005010)
+#define PHY_PBDMA_PTR_CHANDATA (* (volatile uint32_t *)0xA0005014)
+#define PHY_PBDMA_IV_0 (* (volatile uint32_t *)0xA0005020)
+#define PHY_PBDMA_IV_1 (* (volatile uint32_t *)0xA0005024)
+#define PHY_PBDMA_IV_2 (* (volatile uint32_t *)0xA0005028)
+#define PHY_PBDMA_IV_3 (* (volatile uint32_t *)0xA000502C)
+#define PHY_PBDMA_KEY_0 (* (volatile uint32_t *)0xA0005030)
+#define PHY_PBDMA_KEY_1 (* (volatile uint32_t *)0xA0005034)
+#define PHY_PBDMA_KEY_2 (* (volatile uint32_t *)0xA0005038)
+#define PHY_PBDMA_KEY_3 (* (volatile uint32_t *)0xA000503C)
+#define PHY_PBDMA_DESC_NEXT_PTR (* (volatile uint32_t *)0xA0005040)
+#define PHY_PBDMA_DESC_BUF_ADDR (* (volatile uint32_t *)0xA0005044)
+#define PHY_PBDMA_DESC_PBH_OR_CHCONF (* (volatile uint32_t *)0xA0005048)
+#define PHY_PBDMA_DESC_BER_HALFIT (* (volatile uint32_t *)0xA000504C)
+#define PHY_PBDMA_SACKI_BITMAP_0 (* (volatile uint32_t *)0xA0005080)
+#define PHY_PBDMA_SACKI_BITMAP_1 (* (volatile uint32_t *)0xA0005084)
+#define PHY_PBDMA_SACKI_BITMAP_2 (* (volatile uint32_t *)0xA0005088)
+#define PHY_PBDMA_SACKI_BITMAP_3 (* (volatile uint32_t *)0xA000508C)
+#define PHY_PBDMA_SACKI_BITMAP_4 (* (volatile uint32_t *)0xA0005090)
+#define PHY_PBDMA_SACKI_BITMAP_5 (* (volatile uint32_t *)0xA0005094)
+#define PHY_PBDMA_SACKI_BITMAP_6 (* (volatile uint32_t *)0xA0005098)
+#define PHY_PBDMA_SACKI_BITMAP_7 (* (volatile uint32_t *)0xA000509C)
+
+
+#define PHY_DSPSS_COMMON_MODE (* (volatile uint32_t *)0xA0004000)
+#define PHY_DSPSS_TMD_CTRL (* (volatile uint32_t *)0xA0004004)
+#define PHY_DSPSS_TMD_DESC_ADDR (* (volatile uint32_t *)0xA0004008)
+#define PHY_DSPSS_TX_PARAM (* (volatile uint32_t *)0xA0004010)
+#define PHY_DSPSS_TX_GUARD_TABLE (* (volatile uint32_t *)0xA0004014)
+#define PHY_DSPSS_TX_FC_10 (* (volatile uint32_t *)0xA0004018)
+#define PHY_DSPSS_TX_FC_AV_0 (* (volatile uint32_t *)0xA0004020)
+#define PHY_DSPSS_TX_FC_AV_1 (* (volatile uint32_t *)0xA0004024)
+#define PHY_DSPSS_TX_FC_AV_2 (* (volatile uint32_t *)0xA0004028)
+#define PHY_DSPSS_TX_FC_AV_3 (* (volatile uint32_t *)0xA000402C)
+#define PHY_DSPSS_RX_PARAM (* (volatile uint32_t *)0xA0004030)
+#define PHY_DSPSS_RX_FEC_PARAM (* (volatile uint32_t *)0xA0004034)
+#define PHY_DSPSS_RX_FC_10 (* (volatile uint32_t *)0xA0004038)
+#define PHY_DSPSS_RX_FC_AV_STATUS (* (volatile uint32_t *)0xA000403C)
+#define PHY_DSPSS_RX_FC_AV_0 (* (volatile uint32_t *)0xA0004040)
+#define PHY_DSPSS_RX_FC_AV_1 (* (volatile uint32_t *)0xA0004044)
+#define PHY_DSPSS_RX_FC_AV_2 (* (volatile uint32_t *)0xA0004048)
+#define PHY_DSPSS_RX_FC_AV_3 (* (volatile uint32_t *)0xA000404C)
+#define PHY_DSPSS_STD_ROBO_INTERLEAVER_1 (* (volatile uint32_t *)0xA0004050)
+#define PHY_DSPSS_MINI_ROBO_INTERLEAVER_1 (* (volatile uint32_t *)0xA0004054)
+#define PHY_DSPSS_HS_ROBO_INTERLEAVER_1 (* (volatile uint32_t *)0xA0004058)
+#define PHY_DSPSS_STD_ROBO_INTERLEAVER_2 (* (volatile uint32_t *)0xA0004060)
+#define PHY_DSPSS_MINI_ROBO_INTERLEAVER_2 (* (volatile uint32_t *)0xA0004064)
+#define PHY_DSPSS_HS_ROBO_INTERLEAVER_2 (* (volatile uint32_t *)0xA0004068)
+#define PHY_DSPSS_HP10_MASK_0 (* (volatile uint32_t *)0xA0004070)
+#define PHY_DSPSS_HP10_MASK_1 (* (volatile uint32_t *)0xA0004074)
+#define PHY_DSPSS_HP10_MASK_2 (* (volatile uint32_t *)0xA0004078)
+#define PHY_DSPSS_HP10_MASK_3 (* (volatile uint32_t *)0xA000407C)
+#define PHY_DSPSS_HP10_MASK_4 (* (volatile uint32_t *)0xA0004080)
+#define PHY_DSPSS_HPAV_MASK (* (volatile uint32_t *)0xA0004084)
+#define PHY_DSPSS_CHANNEL_ESTIM_COEF (* (volatile uint32_t *)0xA0004088)
+#define PHY_DSPSS_RESYS_PARAM (* (volatile uint32_t *)0xA0004090)
+#define PHY_DSPSS_RESYS_THRESHOLD (* (volatile uint32_t *)0xA0004094)
+#define PHY_DSPSS_DETECT_PARAM_1 (* (volatile uint32_t *)0xA00040A0)
+#define PHY_DSPSS_DETECT_PARAM_2 (* (volatile uint32_t *)0xA00040A4)
+#define PHY_DSPSS_DETECT_PARAM_3 (* (volatile uint32_t *)0xA00040A8)
+#define PHY_DSPSS_MAGIC_PARAM_1 (* (volatile uint32_t *)0xA00040B0)
+#define PHY_DSPSS_MAGIC_PARAM_2 (* (volatile uint32_t *)0xA00040B4)
+#define PHY_DSPSS_MAGIC_PARAM_3 (* (volatile uint32_t *)0xA00040B8)
+#define PHY_DSPSS_AFE_CONFIG (* (volatile uint32_t *)0xA00040BC)
+#define PHY_DSPSS_RESYS_DETECT_OFFSET (* (volatile uint32_t *)0xA00040C0)
+#define PHY_DSPSS_RESYS_DEBUG_1 (* (volatile uint32_t *)0xA00040C4)
+#define PHY_DSPSS_RESYS_DEBUG_2 (* (volatile uint32_t *)0xA00040C8)
+#define PHY_DSPSS_PB_CHAIN_INFO (* (volatile uint32_t *)0xA00040D0)
+#define PHY_DSPSS_TX_CHAIN_INFO (* (volatile uint32_t *)0xA00040D4)
+#define PHY_DSPSS_RX_CHAIN_INFO (* (volatile uint32_t *)0xA00040D8)
+#define PHY_DSPSS_TIME_CHAIN_INFO (* (volatile uint32_t *)0xA00040DC)
+#define PHY_DSPSS_MABEILLE_MODE (* (volatile uint32_t *)0xA00040FC)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_0 (* (volatile uint32_t *)0xA0004200)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_1 (* (volatile uint32_t *)0xA0004204)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_2 (* (volatile uint32_t *)0xA0004208)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_3 (* (volatile uint32_t *)0xA000420C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_4 (* (volatile uint32_t *)0xA0004210)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_5 (* (volatile uint32_t *)0xA0004214)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_6 (* (volatile uint32_t *)0xA0004218)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_7 (* (volatile uint32_t *)0xA000421C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_8 (* (volatile uint32_t *)0xA0004220)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_9 (* (volatile uint32_t *)0xA0004224)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_10 (* (volatile uint32_t *)0xA0004228)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_11 (* (volatile uint32_t *)0xA000422C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_12 (* (volatile uint32_t *)0xA0004230)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_13 (* (volatile uint32_t *)0xA0004234)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_14 (* (volatile uint32_t *)0xA0004238)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_15 (* (volatile uint32_t *)0xA000423C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_16 (* (volatile uint32_t *)0xA0004240)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_17 (* (volatile uint32_t *)0xA0004244)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_18 (* (volatile uint32_t *)0xA0004248)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_19 (* (volatile uint32_t *)0xA000424C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_20 (* (volatile uint32_t *)0xA0004250)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_21 (* (volatile uint32_t *)0xA0004254)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_22 (* (volatile uint32_t *)0xA0004258)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_23 (* (volatile uint32_t *)0xA000425C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_24 (* (volatile uint32_t *)0xA0004260)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_0_25 (* (volatile uint32_t *)0xA0004264)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_0 (* (volatile uint32_t *)0xA0004300)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_1 (* (volatile uint32_t *)0xA0004304)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_2 (* (volatile uint32_t *)0xA0004308)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_3 (* (volatile uint32_t *)0xA000430C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_4 (* (volatile uint32_t *)0xA0004310)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_5 (* (volatile uint32_t *)0xA0004314)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_6 (* (volatile uint32_t *)0xA0004318)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_7 (* (volatile uint32_t *)0xA000431C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_8 (* (volatile uint32_t *)0xA0004320)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_9 (* (volatile uint32_t *)0xA0004324)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_10 (* (volatile uint32_t *)0xA0004328)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_11 (* (volatile uint32_t *)0xA000432C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_12 (* (volatile uint32_t *)0xA0004330)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_13 (* (volatile uint32_t *)0xA0004334)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_14 (* (volatile uint32_t *)0xA0004338)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_15 (* (volatile uint32_t *)0xA000433C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_16 (* (volatile uint32_t *)0xA0004340)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_17 (* (volatile uint32_t *)0xA0004344)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_18 (* (volatile uint32_t *)0xA0004348)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_19 (* (volatile uint32_t *)0xA000434C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_20 (* (volatile uint32_t *)0xA0004350)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_21 (* (volatile uint32_t *)0xA0004354)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_22 (* (volatile uint32_t *)0xA0004358)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_23 (* (volatile uint32_t *)0xA000435C)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_24 (* (volatile uint32_t *)0xA0004360)
+#define PHY_DSPSS_MAFADESE_COEF_FILTER_BAND_1_25 (* (volatile uint32_t *)0xA0004364)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_0 (* (volatile uint32_t *)0xA0004400)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_1 (* (volatile uint32_t *)0xA0004404)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_2 (* (volatile uint32_t *)0xA0004408)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_3 (* (volatile uint32_t *)0xA000440C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_4 (* (volatile uint32_t *)0xA0004410)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_5 (* (volatile uint32_t *)0xA0004414)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_6 (* (volatile uint32_t *)0xA0004418)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_7 (* (volatile uint32_t *)0xA000441C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_8 (* (volatile uint32_t *)0xA0004420)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_9 (* (volatile uint32_t *)0xA0004424)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_10 (* (volatile uint32_t *)0xA0004428)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_11 (* (volatile uint32_t *)0xA000442C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_12 (* (volatile uint32_t *)0xA0004430)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_13 (* (volatile uint32_t *)0xA0004434)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_14 (* (volatile uint32_t *)0xA0004438)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_15 (* (volatile uint32_t *)0xA000443C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_16 (* (volatile uint32_t *)0xA0004440)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_17 (* (volatile uint32_t *)0xA0004444)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_18 (* (volatile uint32_t *)0xA0004448)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_19 (* (volatile uint32_t *)0xA000444C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_20 (* (volatile uint32_t *)0xA0004450)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_21 (* (volatile uint32_t *)0xA0004454)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_22 (* (volatile uint32_t *)0xA0004458)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_23 (* (volatile uint32_t *)0xA000445C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_24 (* (volatile uint32_t *)0xA0004460)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_25 (* (volatile uint32_t *)0xA0004464)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_26 (* (volatile uint32_t *)0xA0004468)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_27 (* (volatile uint32_t *)0xA000446C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_28 (* (volatile uint32_t *)0xA0004470)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_29 (* (volatile uint32_t *)0xA0004474)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_30 (* (volatile uint32_t *)0xA0004478)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_31 (* (volatile uint32_t *)0xA000447C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_32 (* (volatile uint32_t *)0xA0004480)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_33 (* (volatile uint32_t *)0xA0004484)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_34 (* (volatile uint32_t *)0xA0004488)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_35 (* (volatile uint32_t *)0xA000448C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_36 (* (volatile uint32_t *)0xA0004490)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_37 (* (volatile uint32_t *)0xA0004494)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_38 (* (volatile uint32_t *)0xA0004498)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_39 (* (volatile uint32_t *)0xA000449C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_40 (* (volatile uint32_t *)0xA00044A0)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_41 (* (volatile uint32_t *)0xA00044A4)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_42 (* (volatile uint32_t *)0xA00044A8)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_43 (* (volatile uint32_t *)0xA00044AC)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_44 (* (volatile uint32_t *)0xA00044B0)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_45 (* (volatile uint32_t *)0xA00044B4)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_46 (* (volatile uint32_t *)0xA00044B8)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_47 (* (volatile uint32_t *)0xA00044BC)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_48 (* (volatile uint32_t *)0xA00044C0)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_49 (* (volatile uint32_t *)0xA00044C4)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_50 (* (volatile uint32_t *)0xA00044C8)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_51 (* (volatile uint32_t *)0xA00044CC)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_52 (* (volatile uint32_t *)0xA00044D0)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_53 (* (volatile uint32_t *)0xA00044D4)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_54 (* (volatile uint32_t *)0xA00044D8)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_55 (* (volatile uint32_t *)0xA00044DC)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_56 (* (volatile uint32_t *)0xA00044E0)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_57 (* (volatile uint32_t *)0xA00044E4)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_58 (* (volatile uint32_t *)0xA00044E8)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_59 (* (volatile uint32_t *)0xA00044EC)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_60 (* (volatile uint32_t *)0xA00044F0)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_61 (* (volatile uint32_t *)0xA00044F4)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_62 (* (volatile uint32_t *)0xA00044F8)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_63 (* (volatile uint32_t *)0xA00044FC)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_64 (* (volatile uint32_t *)0xA0004500)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_65 (* (volatile uint32_t *)0xA0004504)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_66 (* (volatile uint32_t *)0xA0004508)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_67 (* (volatile uint32_t *)0xA000450C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_68 (* (volatile uint32_t *)0xA0004510)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_69 (* (volatile uint32_t *)0xA0004514)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_70 (* (volatile uint32_t *)0xA0004518)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_71 (* (volatile uint32_t *)0xA000451C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_72 (* (volatile uint32_t *)0xA0004520)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_73 (* (volatile uint32_t *)0xA0004524)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_74 (* (volatile uint32_t *)0xA0004528)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_75 (* (volatile uint32_t *)0xA000452C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_76 (* (volatile uint32_t *)0xA0004530)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_77 (* (volatile uint32_t *)0xA0004534)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_78 (* (volatile uint32_t *)0xA0004538)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_79 (* (volatile uint32_t *)0xA000453C)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_80 (* (volatile uint32_t *)0xA0004540)
+#define PHY_DSPSS_SPOC_COEF_M_FILTER_81 (* (volatile uint32_t *)0xA0004544)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_0 (* (volatile uint32_t *)0xA0004600)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_0 (* (volatile uint32_t *)0xA0004604)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_1 (* (volatile uint32_t *)0xA0004608)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_1 (* (volatile uint32_t *)0xA000460C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_2 (* (volatile uint32_t *)0xA0004610)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_2 (* (volatile uint32_t *)0xA0004614)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_3 (* (volatile uint32_t *)0xA0004618)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_3 (* (volatile uint32_t *)0xA000461C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_4 (* (volatile uint32_t *)0xA0004620)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_4 (* (volatile uint32_t *)0xA0004624)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_5 (* (volatile uint32_t *)0xA0004628)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_5 (* (volatile uint32_t *)0xA000462C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_6 (* (volatile uint32_t *)0xA0004630)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_6 (* (volatile uint32_t *)0xA0004634)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_7 (* (volatile uint32_t *)0xA0004638)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_7 (* (volatile uint32_t *)0xA000463C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_8 (* (volatile uint32_t *)0xA0004640)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_8 (* (volatile uint32_t *)0xA0004644)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_9 (* (volatile uint32_t *)0xA0004648)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_9 (* (volatile uint32_t *)0xA000464C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_10 (* (volatile uint32_t *)0xA0004650)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_10 (* (volatile uint32_t *)0xA0004654)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_11 (* (volatile uint32_t *)0xA0004658)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_11 (* (volatile uint32_t *)0xA000465C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_12 (* (volatile uint32_t *)0xA0004660)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_12 (* (volatile uint32_t *)0xA0004664)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_13 (* (volatile uint32_t *)0xA0004668)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_13 (* (volatile uint32_t *)0xA000466C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_14 (* (volatile uint32_t *)0xA0004670)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_14 (* (volatile uint32_t *)0xA0004674)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_15 (* (volatile uint32_t *)0xA0004678)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_15 (* (volatile uint32_t *)0xA000467C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_16 (* (volatile uint32_t *)0xA0004680)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_16 (* (volatile uint32_t *)0xA0004684)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_17 (* (volatile uint32_t *)0xA0004688)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_17 (* (volatile uint32_t *)0xA000468C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_18 (* (volatile uint32_t *)0xA0004690)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_18 (* (volatile uint32_t *)0xA0004694)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_19 (* (volatile uint32_t *)0xA0004698)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_19 (* (volatile uint32_t *)0xA000469C)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_20 (* (volatile uint32_t *)0xA00046A0)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_20 (* (volatile uint32_t *)0xA00046A4)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_RE_21 (* (volatile uint32_t *)0xA00046A8)
+#define PHY_DSPSS_SPOC_CHANNEL_FILTER_IM_21 (* (volatile uint32_t *)0xA00046AC)
+
+
diff --git a/hal/phy/src/pbdma.c b/hal/phy/src/pbdma.c
index a35fa810b8..c536d97fcc 100644
--- a/hal/phy/src/pbdma.c
+++ b/hal/phy/src/pbdma.c
@@ -27,7 +27,7 @@ phy_pbdma_start (phy_t *ctx, bool bypass_aes, const u32 iv[3],
&& nb_total >= nb_ready
&& nb_total >= nb_pb_it);
dbg_assert_ptr (first_pb);
- PHY_PBDMA_PTR_TX_RX = (u32) first_pb;
+ PHY_PBDMA_PTR_PB_DESC = (u32) first_pb;
PHY_PBDMA_CONFIG_PB = BF_FILL (PHY_PBDMA_CONFIG_PB,
(PB_NB_TOTAL, nb_total),
(PB_NB_READY, nb_ready),
@@ -68,7 +68,7 @@ phy_pbdma_update (phy_t *ctx, uint nb_ready, uint nb_pb_it)
phy_pb_t *
phy_pbdma_get_tail (phy_t *ctx)
{
- return (phy_pb_t *) PHY_PBDMA_PTR_TX_RX;
+ return (phy_pb_t *) PHY_PBDMA_PTR_PB_DESC;
}
volatile const u32 *
diff --git a/hal/phy/src/phy.c b/hal/phy/src/phy.c
index bff429b54f..e5d1f83daa 100644
--- a/hal/phy/src/phy.c
+++ b/hal/phy/src/phy.c
@@ -69,8 +69,8 @@ phy_isr (cyg_vector_t vector, cyg_addrword_t data)
if (it == LEON_ITC2_IT__RESYS)
{
u32 rx_date = PHY_PRATIC_STA_LAST_RECEIVED_FRAME_DATE
- - BF_GET (PHY_DSPSS_RESYS_DETECTION_OFFSET__PREAMBLE,
- PHY_DSPSS_RESYS_DETECTION_OFFSET);
+ - BF_GET (PHY_DSPSS_RESYS_DETECT_OFFSET__PREAMBLE,
+ PHY_DSPSS_RESYS_DETECT_OFFSET);
bool fc_ok = (PHY_DSPSS_RX_FC_AV_STATUS &
PHY_DSPSS_RX_FC_AV_STATUS__OK_MASK)
== PHY_DSPSS_RX_FC_AV_STATUS__OK_MASK;
diff --git a/hal/phy/src/rx.c b/hal/phy/src/rx.c
index fc4e6d5659..709d739d98 100644
--- a/hal/phy/src/rx.c
+++ b/hal/phy/src/rx.c
@@ -108,7 +108,7 @@ phy_rx_sysdate (phy_t *ctx)
{
dbg_assert (ctx);
return PHY_PRATIC_SYS_LAST_RECEIVED_FRAME_DATE
- - BF_GET (PHY_DSPSS_RESYS_DETECTION_OFFSET__PREAMBLE,
- PHY_DSPSS_RESYS_DETECTION_OFFSET);
+ - BF_GET (PHY_DSPSS_RESYS_DETECT_OFFSET__PREAMBLE,
+ PHY_DSPSS_RESYS_DETECT_OFFSET);
}