summaryrefslogtreecommitdiff
path: root/Debugger/debug_opcodes.S
AgeCommit message (Collapse)Author
2011-07-12added bx pc support for arm instruction decoding, updated commentsTat-Chee Wan (USM)
BX PC for ARM mode does not account for PC relative offsets. Updated comments regarding instruction parsing.
2011-07-12fix thumb mode bx pc target address calculationTat-Chee Wan (USM)
BX PC is used to call ARM subroutines from Thumb mode. The address returned by BX PC should be 2 instructions after the current PC value (PC+4).
2011-07-11fix thumb instruction parser for pop pcTat-Chee Wan (USM)
SP was not incremented correctly for the Thumb instruction POP PC opcode.
2011-07-11most set thumb flag for non-matching thumb instruction decode caseTat-Chee Wan (USM)
Thumb bit was not set if there was no matching Thumb instruction found
2011-07-11do not set thumb flag before calling thumb instruction handler routinesTat-Chee Wan (USM)
Pass valid (even) addresses to thumb instruction handler routines. Set Thumb bit (b0) only on return from the handlers.
2011-07-06fix syntax errorsTat-Chee Wan (USM)
2011-07-06updated arm condtion code check algorithmTC Wan
The previous ARM Condition Code checking algorithm was incorrect due to an error in the LS condition requirements. Revised algorithm with some code optimization
2011-07-06reorder arm opcode decode table entries to check for more specific instr firstTat-Chee Wan (USM)
ARM BX/BLX instruction share similar opcode prefix with ARM Data instructions. We must check for the BX/BLX instruction first, otherwise the decoder will assume that it is a Data instruction.
2011-07-06fix bug in b and bl offset calculation, code cleanup.Tat-Chee Wan (USM)
B/BL Instruction Parsing routine was not calculating the correct offset. Cleanup debugger stack frame access logic
2011-07-05refactoring, moved opcode parsing logic to separate fileTat-Chee Wan (USM)