summaryrefslogtreecommitdiff
path: root/2004/n/fpga/src/fpga/fpga.npl
blob: 6fb7a07352f630aab8223e831d0bcaa28fcad758 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
JDF G
// Created by Project Navigator ver 1.0
PROJECT fpga
DESIGN fpga
DEVFAM spartan2
DEVFAMTIME 0
DEVICE xc2s200
DEVICETIME 0
DEVPKG pq208
DEVPKGTIME 1080594971
DEVSPEED -6
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE fpga.vhd
SOURCE isa_const.vhd
SOURCE ..\decodisa\decodadr.xco
STIMULUS ..\portserie\rxserie\bch_rxserie.vhd
SOURCE ..\portserie\rxserie\rxserie.vhd
SOURCE ..\portserie\clockgene\clockgene.vhd
SOURCE ..\portserie\fifo\fifodriver.vhd
SOURCE ..\portserie\fifo\sfifo.xco
SOURCE ..\registre\registre.vhd
STIMULUS ..\registre\test_reg.vhd
SOURCE ..\portserie\uart\rxcver.vhd
SOURCE ..\decodisa\decodisa.vhd
STIMULUS ..\decodisa\bch_decodisa.vhd
STIMULUS fpga-test.vhd
SOURCE ..\modele\nono_const.vhd
STIMULUS ..\portserie\portserie\bch_txmit.vhd
STIMULUS ..\portserie\portserie\bch_txserie.vhd
SOURCE ..\portserie\portserie\txserie.vhd
SOURCE ..\portserie\uart\txmit.vhd
[STATUS-ALL]
txmit.ngdFile=WARNINGS,1082195280
txserie.ngcFile=WARNINGS,1082194924
txserie.ngdFile=WARNINGS,1082194930
[STRATEGY-LIST]
Normal=True