aboutsummaryrefslogtreecommitdiff
path: root/lib/stm32/i2c.c
diff options
context:
space:
mode:
authorStephen Caudle2011-10-28 15:44:29 -0400
committerStephen Caudle2011-10-30 17:42:49 -0400
commitb3a710b0bcc8e765b32cc255dc5047323933d22e (patch)
treeb77acc4dfa1a0b7170121124f0563faac906a0ee /lib/stm32/i2c.c
parent3900d16740b790ea2603b8fa7f627da7ff5a9753 (diff)
Rename stm32 lib folders to be consistent with include
Diffstat (limited to 'lib/stm32/i2c.c')
-rw-r--r--lib/stm32/i2c.c93
1 files changed, 93 insertions, 0 deletions
diff --git a/lib/stm32/i2c.c b/lib/stm32/i2c.c
new file mode 100644
index 0000000..e1a3b84
--- /dev/null
+++ b/lib/stm32/i2c.c
@@ -0,0 +1,93 @@
+/*
+ * This file is part of the libopencm3 project.
+ *
+ * Copyright (C) 2010 Thomas Otto <tommi@viadmin.org>
+ *
+ * This program is free software: you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation, either version 3 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include <libopencm3/stm32/i2c.h>
+
+void i2c_peripheral_enable(u32 i2c)
+{
+ I2C_CR1(i2c) |= I2C_CR1_PE;
+}
+
+void i2c_peripheral_disable(u32 i2c)
+{
+ I2C_CR1(i2c) &= ~I2C_CR1_PE;
+}
+
+void i2c_send_start(u32 i2c)
+{
+ I2C_CR1(i2c) |= I2C_CR1_START;
+}
+
+void i2c_send_stop(u32 i2c)
+{
+ I2C_CR1(i2c) |= I2C_CR1_STOP;
+}
+
+void i2c_set_own_7bit_slave_address(u32 i2c, u8 slave)
+{
+ I2C_OAR1(i2c) = (u16)(slave << 1);
+ I2C_OAR1(i2c) &= ~I2C_OAR1_ADDMODE;
+ I2C_OAR1(i2c) |= (1 << 14); /* Datasheet: always keep 1 by software. */
+}
+
+void i2c_set_own_10bit_slave_address(u32 i2c, u16 slave)
+{
+ I2C_OAR1(i2c) = (u16)(I2C_OAR1_ADDMODE | slave);
+}
+
+void i2c_set_fast_mode(u32 i2c)
+{
+ I2C_CCR(i2c) |= I2C_CCR_FS;
+}
+
+void i2c_set_standard_mode(u32 i2c)
+{
+ I2C_CCR(i2c) &= ~I2C_CCR_FS;
+}
+
+void i2c_set_clock_frequency(u32 i2c, u8 freq)
+{
+ u16 reg16;
+ reg16 = I2C_CR2(i2c) & 0xffc0; /* Clear bits [5:0]. */
+ reg16 |= freq;
+ I2C_CR2(i2c) = reg16;
+}
+
+void i2c_set_ccr(u32 i2c, u16 freq)
+{
+ u16 reg16;
+ reg16 = I2C_CCR(i2c) & 0xf000; /* Clear bits [11:0]. */
+ reg16 |= freq;
+ I2C_CCR(i2c) = reg16;
+}
+
+void i2c_set_trise(u32 i2c, u16 trise)
+{
+ I2C_TRISE(i2c) = trise;
+}
+
+void i2c_send_7bit_address(u32 i2c, u8 slave, u8 readwrite)
+{
+ I2C_DR(i2c) = (u8)((slave << 1) | readwrite);
+}
+
+void i2c_send_data(u32 i2c, u8 data)
+{
+ I2C_DR(i2c) = data;
+}