summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--digital/mimot/src/dirty/avrconfig.h2
-rw-r--r--digital/mimot/src/dirty/pwm_ocr.avr.c2
-rw-r--r--digital/mimot/src/dirty/timer.avr.c2
3 files changed, 3 insertions, 3 deletions
diff --git a/digital/mimot/src/dirty/avrconfig.h b/digital/mimot/src/dirty/avrconfig.h
index ca181554..33ed88ec 100644
--- a/digital/mimot/src/dirty/avrconfig.h
+++ b/digital/mimot/src/dirty/avrconfig.h
@@ -28,7 +28,7 @@
/* global */
/** AVR Frequency : 1000000, 1843200, 2000000, 3686400, 4000000, 7372800,
* 8000000, 11059200, 14745600, 16000000, 18432000, 20000000. */
-#define AC_FREQ 14745600
+#define AC_FREQ 16000000
/* uart - UART module. */
/** Select hardware uart for primary uart: 0, 1 or -1 to disable. */
diff --git a/digital/mimot/src/dirty/pwm_ocr.avr.c b/digital/mimot/src/dirty/pwm_ocr.avr.c
index c4cd5279..34b69205 100644
--- a/digital/mimot/src/dirty/pwm_ocr.avr.c
+++ b/digital/mimot/src/dirty/pwm_ocr.avr.c
@@ -54,7 +54,7 @@ pwm_ocr_init (void)
{
/* Phase Correct PWM, TOP = 0x3ff, OCnA & OCnB with positive logic.
* f_IO without prescaler.
- * Fpwm = f_IO / (2 * prescaler * (1 + TOP)) = 7200 Hz. */
+ * Fpwm = f_IO / (2 * prescaler * (1 + TOP)) = 7812.5 Hz. */
#if PWM1or2
TCCR1A =
regv (COM1A1, COM1A0, COM1B1, COM1B0, FOC1A, FOC1B, WGM11, WGM10,
diff --git a/digital/mimot/src/dirty/timer.avr.c b/digital/mimot/src/dirty/timer.avr.c
index 3f956137..eded2f66 100644
--- a/digital/mimot/src/dirty/timer.avr.c
+++ b/digital/mimot/src/dirty/timer.avr.c
@@ -45,7 +45,7 @@ timer_init (void)
/* Fov = F_io / (prescaler * (TOP + 1))
* TOP = 0xff
* prescaler = 256
- * Tov = 1 / Fov = 4.444 ms */
+ * Tov = 1 / Fov = 4.096 ms */
}
/** Wait for timer overflow. */