aboutsummaryrefslogtreecommitdiff
path: root/hardware/blackmagic.sch
blob: 049c3dc98cc105bb2ccb82e5ee259acb335e2f54 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
v 20100214 2
C 51600 50700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 51900 50700 8 8 0 0 0 0 1
net=+3.3V:1
T 51675 50950 9 8 1 0 0 0 1
+3.3V
L 51650 50900 51950 50900 3 0 0 0 -1 -1
P 51800 50700 51800 50900 1 0 0
{
T 51850 50750 5 6 0 1 0 0 1
pinnumber=1
T 51850 50750 5 6 0 0 0 0 1
pinseq=1
T 51850 50750 5 6 0 1 0 0 1
pinlabel=1
T 51850 50750 5 6 0 1 0 0 1
pintype=pwr
}
]
C 41900 54200 1 0 0 EMBEDDED5V-plus-1.sym
[
T 42200 54200 8 8 0 0 0 0 1
net=+5V:1
T 41975 54450 9 8 1 0 0 0 1
+5V
L 41950 54400 42250 54400 3 0 0 0 -1 -1
P 42100 54200 42100 54400 1 0 0
{
T 42150 54250 5 6 0 1 0 0 1
pinnumber=1
T 42150 54250 5 6 0 0 0 0 1
pinseq=1
T 42150 54250 5 6 0 1 0 0 1
pinlabel=1
T 42150 54250 5 6 0 1 0 0 1
pintype=pwr
}
]
C 42600 53300 1 0 0 EMBEDDEDUSBLC6-2.sym
[
T 43000 54150 9 8 1 0 0 0 1
USBLC6-2
T 43000 54950 5 10 0 0 0 0 1
description=Very low capacitance ESD protection
T 43000 54550 5 10 0 0 0 0 1
numslots=0
T 43000 54750 5 10 0 0 0 0 1
footprint=SOT666
T 44100 54200 8 10 0 1 0 6 1
refdes=U?
P 44300 53900 44000 53900 1 0 0
{
T 44100 53950 5 8 1 1 0 0 1
pinnumber=6
T 44100 53850 5 8 0 1 0 2 1
pinseq=6
T 43950 53900 5 8 0 1 0 8 1
pintype=io
T 43950 53900 9 8 1 1 0 7 1
pinlabel=IO1
}
P 44300 53700 44000 53700 1 0 0
{
T 44100 53750 5 8 1 1 0 0 1
pinnumber=5
T 44100 53650 5 8 0 1 0 2 1
pinseq=5
T 43950 53700 5 8 0 1 0 8 1
pintype=pwr
T 43950 53700 9 8 1 1 0 7 1
pinlabel=VBUS
}
P 44300 53500 44000 53500 1 0 0
{
T 44100 53550 5 8 1 1 0 0 1
pinnumber=4
T 44100 53450 5 8 0 1 0 2 1
pinseq=4
T 43950 53500 5 8 0 1 0 8 1
pintype=io
T 43950 53500 9 8 1 1 0 7 1
pinlabel=IO2
}
P 43000 53500 42700 53500 1 0 1
{
T 42900 53550 5 8 1 1 0 6 1
pinnumber=3
T 42900 53450 5 8 0 1 0 8 1
pinseq=3
T 43050 53500 5 8 0 1 0 2 1
pintype=io
T 43050 53500 9 8 1 1 0 1 1
pinlabel=IO2
}
P 43000 53700 42700 53700 1 0 1
{
T 42900 53750 5 8 1 1 0 6 1
pinnumber=2
T 42900 53650 5 8 0 1 0 8 1
pinseq=2
T 43050 53700 5 8 0 1 0 2 1
pintype=pwr
T 43050 53700 9 8 1 1 0 1 1
pinlabel=GND
}
P 43000 53900 42700 53900 1 0 1
{
T 42900 53950 5 8 1 1 0 6 1
pinnumber=1
T 42900 53850 5 8 0 1 0 8 1
pinseq=1
T 43050 53900 5 8 0 1 0 2 1
pintype=io
T 43050 53900 9 8 1 1 0 1 1
pinlabel=IO1
}
T 43000 54350 5 10 0 0 0 0 1
device=USBLC6-2
B 43000 53300 1000 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 43000 54350 5 10 0 0 0 0 1
device=USBLC6-2
T 44000 54200 5 10 1 1 0 6 1
refdes=U2
T 43000 54750 5 10 0 0 0 0 1
footprint=SOT666
T 42600 53300 5 10 0 0 0 0 1
value=USBLC6-2
}
N 40300 54000 40100 54000 4
N 40100 54000 40100 53000 4
C 40000 52700 1 0 0 EMBEDDEDgnd-1.sym
[
T 40300 52750 8 10 0 0 0 0 1
net=GND:1
L 40080 52710 40120 52710 3 0 0 0 -1 -1
L 40055 52750 40145 52750 3 0 0 0 -1 -1
L 40000 52800 40200 52800 3 0 0 0 -1 -1
P 40100 52800 40100 53000 1 0 1
{
T 40158 52861 5 4 0 1 0 0 1
pinnumber=1
T 40158 52861 5 4 0 0 0 0 1
pinseq=1
T 40158 52861 5 4 0 1 0 0 1
pinlabel=1
T 40158 52861 5 4 0 1 0 0 1
pintype=pwr
}
]
N 40300 53800 40100 53800 4
N 40300 53400 40100 53400 4
N 40300 53200 40100 53200 4
C 42000 52700 1 0 0 EMBEDDEDgnd-1.sym
[
T 42300 52750 8 10 0 0 0 0 1
net=GND:1
L 42080 52710 42120 52710 3 0 0 0 -1 -1
L 42055 52750 42145 52750 3 0 0 0 -1 -1
L 42000 52800 42200 52800 3 0 0 0 -1 -1
P 42100 52800 42100 53000 1 0 1
{
T 42158 52861 5 4 0 1 0 0 1
pinnumber=1
T 42158 52861 5 4 0 0 0 0 1
pinseq=1
T 42158 52861 5 4 0 1 0 0 1
pinlabel=1
T 42158 52861 5 4 0 1 0 0 1
pintype=pwr
}
]
N 41900 53200 42100 53200 4
N 42100 53200 42100 53000 4
N 41900 54000 42100 54000 4
N 42100 54000 42100 54200 4
N 42700 53700 42500 53700 4
N 42500 53700 42500 53000 4
C 42400 52700 1 0 0 EMBEDDEDgnd-1.sym
[
T 42700 52750 8 10 0 0 0 0 1
net=GND:1
L 42480 52710 42520 52710 3 0 0 0 -1 -1
L 42455 52750 42545 52750 3 0 0 0 -1 -1
L 42400 52800 42600 52800 3 0 0 0 -1 -1
P 42500 52800 42500 53000 1 0 1
{
T 42558 52861 5 4 0 1 0 0 1
pinnumber=1
T 42558 52861 5 4 0 0 0 0 1
pinseq=1
T 42558 52861 5 4 0 1 0 0 1
pinlabel=1
T 42558 52861 5 4 0 1 0 0 1
pintype=pwr
}
]
N 41900 53600 42200 53600 4
N 42200 53600 42200 53500 4
N 42200 53500 42700 53500 4
N 41900 53800 42200 53800 4
N 42200 53800 42200 53900 4
N 42200 53900 42700 53900 4
C 44300 54100 1 0 0 EMBEDDED5V-plus-1.sym
[
T 44600 54100 8 8 0 0 0 0 1
net=+5V:1
T 44375 54350 9 8 1 0 0 0 1
+5V
L 44350 54300 44650 54300 3 0 0 0 -1 -1
P 44500 54100 44500 54300 1 0 0
{
T 44550 54150 5 6 0 1 0 0 1
pinnumber=1
T 44550 54150 5 6 0 0 0 0 1
pinseq=1
T 44550 54150 5 6 0 1 0 0 1
pinlabel=1
T 44550 54150 5 6 0 1 0 0 1
pintype=pwr
}
]
N 44300 53700 44500 53700 4
N 44500 53700 44500 54100 4
N 45200 53900 45600 53900 4
{
T 45700 53900 5 10 1 1 0 1 1
netname=USB_DM
}
C 54600 50700 1 180 1 EMBEDDEDheader20.sym
[
L 54900 48800 55300 48800 3 0 0 0 -1 -1
L 54900 49000 55300 49000 3 0 0 0 -1 -1
L 54900 49200 55300 49200 3 0 0 0 -1 -1
L 54900 49400 55300 49400 3 0 0 0 -1 -1
L 54900 49600 55300 49600 3 0 0 0 -1 -1
L 54900 49800 55300 49800 3 0 0 0 -1 -1
L 54900 50000 55300 50000 3 0 0 0 -1 -1
L 54900 50200 55300 50200 3 0 0 0 -1 -1
L 54900 50400 55300 50400 3 0 0 0 -1 -1
L 55100 48600 55100 50600 3 0 0 0 -1 -1
P 55300 50500 55600 50500 1 0 1
{
T 55400 50450 5 8 1 1 180 6 1
pinnumber=20
T 55400 50450 5 8 0 0 180 6 1
pinseq=20
T 55400 50450 5 8 0 1 180 6 1
pinlabel=20
T 55400 50450 5 8 0 1 180 6 1
pintype=pas
}
P 54900 50500 54600 50500 1 0 1
{
T 54832 50450 5 8 1 1 180 0 1
pinnumber=19
T 54832 50450 5 8 0 0 180 0 1
pinseq=19
T 54832 50450 5 8 0 1 180 0 1
pinlabel=19
T 54832 50450 5 8 0 1 180 0 1
pintype=pas
}
P 55300 50300 55600 50300 1 0 1
{
T 55400 50250 5 8 1 1 180 6 1
pinnumber=18
T 55400 50250 5 8 0 0 180 6 1
pinseq=18
T 55400 50250 5 8 0 1 180 6 1
pinlabel=18
T 55400 50250 5 8 0 1 180 6 1
pintype=pas
}
P 54900 50300 54600 50300 1 0 1
{
T 54806 50250 5 8 1 1 180 0 1
pinnumber=17
T 54806 50250 5 8 0 0 180 0 1
pinseq=17
T 54806 50250 5 8 0 1 180 0 1
pinlabel=17
T 54806 50250 5 8 0 1 180 0 1
pintype=pas
}
P 55300 50100 55600 50100 1 0 1
{
T 55400 50050 5 8 1 1 180 6 1
pinnumber=16
T 55400 50050 5 8 0 0 180 6 1
pinseq=16
T 55400 50050 5 8 0 1 180 6 1
pinlabel=16
T 55400 50050 5 8 0 1 180 6 1
pintype=pas
}
P 54900 50100 54600 50100 1 0 1
{
T 54806 50050 5 8 1 1 180 0 1
pinnumber=15
T 54806 50050 5 8 0 0 180 0 1
pinseq=15
T 54806 50050 5 8 0 1 180 0 1
pinlabel=15
T 54806 50050 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49900 55600 49900 1 0 1
{
T 55400 49850 5 8 1 1 180 6 1
pinnumber=14
T 55400 49850 5 8 0 0 180 6 1
pinseq=14
T 55400 49850 5 8 0 1 180 6 1
pinlabel=14
T 55400 49850 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49900 54600 49900 1 0 1
{
T 54806 49850 5 8 1 1 180 0 1
pinnumber=13
T 54806 49850 5 8 0 0 180 0 1
pinseq=13
T 54806 49850 5 8 0 1 180 0 1
pinlabel=13
T 54806 49850 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49700 55600 49700 1 0 1
{
T 55400 49650 5 8 1 1 180 6 1
pinnumber=12
T 55400 49650 5 8 0 0 180 6 1
pinseq=12
T 55400 49650 5 8 0 1 180 6 1
pinlabel=12
T 55400 49650 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49700 54600 49700 1 0 1
{
T 54822 49650 5 8 1 1 180 0 1
pinnumber=11
T 54822 49650 5 8 0 0 180 0 1
pinseq=11
T 54822 49650 5 8 0 1 180 0 1
pinlabel=11
T 54822 49650 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49500 55600 49500 1 0 1
{
T 55400 49450 5 8 1 1 180 6 1
pinnumber=10
T 55400 49450 5 8 0 0 180 6 1
pinseq=10
T 55400 49450 5 8 0 1 180 6 1
pinlabel=10
T 55400 49450 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49500 54600 49500 1 0 1
{
T 54796 49450 5 8 1 1 180 0 1
pinnumber=9
T 54796 49450 5 8 0 0 180 0 1
pinseq=9
T 54796 49450 5 8 0 1 180 0 1
pinlabel=9
T 54796 49450 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49300 55600 49300 1 0 1
{
T 55400 49250 5 8 1 1 180 6 1
pinnumber=8
T 55400 49250 5 8 0 0 180 6 1
pinseq=8
T 55400 49250 5 8 0 1 180 6 1
pinlabel=8
T 55400 49250 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49300 54600 49300 1 0 1
{
T 54820 49250 5 8 1 1 180 0 1
pinnumber=7
T 54820 49250 5 8 0 0 180 0 1
pinseq=7
T 54820 49250 5 8 0 1 180 0 1
pinlabel=7
T 54820 49250 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49100 55600 49100 1 0 1
{
T 55400 49050 5 8 1 1 180 6 1
pinnumber=6
T 55400 49050 5 8 0 0 180 6 1
pinseq=6
T 55400 49050 5 8 0 1 180 6 1
pinlabel=6
T 55400 49050 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49100 54600 49100 1 0 1
{
T 54820 49050 5 8 1 1 180 0 1
pinnumber=5
T 54820 49050 5 8 0 0 180 0 1
pinseq=5
T 54820 49050 5 8 0 1 180 0 1
pinlabel=5
T 54820 49050 5 8 0 1 180 0 1
pintype=pas
}
P 55300 48900 55600 48900 1 0 1
{
T 55400 48850 5 8 1 1 180 6 1
pinnumber=4
T 55400 48850 5 8 0 0 180 6 1
pinseq=4
T 55400 48850 5 8 0 1 180 6 1
pinlabel=4
T 55400 48850 5 8 0 1 180 6 1
pintype=pas
}
P 54900 48900 54600 48900 1 0 1
{
T 54820 48850 5 8 1 1 180 0 1
pinnumber=3
T 54820 48850 5 8 0 0 180 0 1
pinseq=3
T 54820 48850 5 8 0 1 180 0 1
pinlabel=3
T 54820 48850 5 8 0 1 180 0 1
pintype=pas
}
P 55300 48700 55600 48700 1 0 1
{
T 55400 48650 5 8 1 1 180 6 1
pinnumber=2
T 55400 48650 5 8 0 0 180 6 1
pinseq=2
T 55400 48650 5 8 0 1 180 6 1
pinlabel=2
T 55400 48650 5 8 0 1 180 6 1
pintype=pas
}
P 54900 48700 54600 48700 1 0 1
{
T 54836 48650 5 8 1 1 180 0 1
pinnumber=1
T 54836 48650 5 8 0 0 180 0 1
pinseq=1
T 54836 48650 5 8 0 1 180 0 1
pinlabel=1
T 54836 48650 5 8 0 1 180 0 1
pintype=pas
}
T 54900 48500 2 10 0 1 180 6 1
refdes=U?
T 54900 48350 5 10 0 0 180 6 1
device=HEADER20
B 54900 48600 400 2000 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
]
{
T 54900 48350 5 10 0 0 180 6 1
device=HEADER20
T 55000 48500 5 10 1 1 180 6 1
refdes=J1
T 54600 50700 5 10 0 0 0 0 1
value=Box Right Angle
T 54600 50700 5 10 0 0 0 0 1
footprint=HEADER20
}
N 53800 50300 54200 50300 4
N 54200 48700 54200 50500 4
N 55600 50500 56000 50500 4
N 56000 50500 56000 48700 4
C 55900 48400 1 0 0 EMBEDDEDgnd-1.sym
[
T 56200 48450 8 10 0 0 0 0 1
net=GND:1
L 55980 48410 56020 48410 3 0 0 0 -1 -1
L 55955 48450 56045 48450 3 0 0 0 -1 -1
L 55900 48500 56100 48500 3 0 0 0 -1 -1
P 56000 48500 56000 48700 1 0 1
{
T 56058 48561 5 4 0 1 0 0 1
pinnumber=1
T 56058 48561 5 4 0 0 0 0 1
pinseq=1
T 56058 48561 5 4 0 1 0 0 1
pinlabel=1
T 56058 48561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 55600 50300 56000 50300 4
N 55600 50100 56000 50100 4
N 55600 49900 56000 49900 4
N 55600 49700 56000 49700 4
N 55600 49500 56000 49500 4
N 55600 49300 56400 49300 4
{
T 56500 49300 5 10 1 1 0 1 1
netname=BOOT0
}
N 55600 49100 56400 49100 4
{
T 56500 49100 5 10 1 1 0 1 1
netname=U1TX
}
N 55600 48900 56400 48900 4
{
T 56500 48900 5 10 1 1 0 1 1
netname=U1RX
}
N 54600 50100 53800 50100 4
N 54600 49900 53800 49900 4
N 54600 49500 53800 49500 4
N 54600 49300 53800 49300 4
N 54600 49100 53800 49100 4
C 51700 48200 1 0 0 EMBEDDEDgnd-1.sym
[
T 52000 48250 8 10 0 0 0 0 1
net=GND:1
L 51780 48210 51820 48210 3 0 0 0 -1 -1
L 51755 48250 51845 48250 3 0 0 0 -1 -1
L 51700 48300 51900 48300 3 0 0 0 -1 -1
P 51800 48300 51800 48500 1 0 1
{
T 51858 48361 5 4 0 1 0 0 1
pinnumber=1
T 51858 48361 5 4 0 0 0 0 1
pinseq=1
T 51858 48361 5 4 0 1 0 0 1
pinlabel=1
T 51858 48361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 52000 48700 51800 48700 4
N 51600 49300 52000 49300 4
{
T 51500 49300 5 10 1 1 0 7 1
netname=xTMS
}
N 51800 48500 51800 49700 4
N 52000 49100 51600 49100 4
{
T 51500 49100 5 10 1 1 0 7 1
netname=xTDI
}
N 51800 50700 51800 50300 4
N 51800 50300 52000 50300 4
N 52000 49500 51600 49500 4
{
T 51500 49500 5 10 1 1 0 7 1
netname=xTCK
}
N 52000 49900 51600 49900 4
{
T 51500 49900 5 10 1 1 0 7 1
netname=xTDO
}
N 52000 48900 51600 48900 4
{
T 51500 48900 5 10 1 1 0 7 1
netname=xnTRST
}
N 52000 50100 51600 50100 4
{
T 51500 50100 5 10 1 1 0 7 1
netname=xnSRST
}
C 49800 53300 1 0 0 EMBEDDEDNCP1117.sym
[
T 51400 54400 5 10 0 0 0 0 1
footprint=SOT223
T 51400 54200 5 10 0 0 0 0 1
net=GND:1
T 51400 54600 5 10 0 0 0 0 1
pins=3
T 51200 54300 8 10 0 1 0 6 1
refdes=U?
P 51100 53900 51400 53900 1 0 1
{
T 51230 53950 5 8 1 1 0 0 1
pinnumber=4
T 51230 53950 5 8 0 0 0 0 1
pinseq=4
}
P 50600 53300 50600 53600 1 0 0
{
T 50500 53400 5 8 1 1 0 0 1
pinnumber=1
T 50500 53400 5 8 0 0 0 0 1
pinseq=1
}
P 50100 53900 49800 53900 1 0 1
{
T 49900 53950 5 8 1 1 0 0 1
pinnumber=3
T 49900 53950 5 8 0 0 0 0 1
pinseq=3
}
T 50456 53701 9 8 1 0 0 0 1
GND
T 51400 54800 5 10 0 0 0 0 1
device=NCP1117
B 50100 53600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50600 54300 9 8 1 0 0 3 1
NCP1117
T 50748 53900 9 8 1 0 0 0 1
OUT
T 50200 53900 9 8 1 0 0 0 1
IN
]
{
T 51200 55000 5 10 0 0 0 0 1
device=NCP1117
T 51200 54300 5 10 1 1 0 6 1
refdes=U3
T 51200 54600 5 10 0 0 0 0 1
footprint=SOT223
T 49600 53500 5 10 0 0 0 0 1
net=VDD:4
T 49800 53300 5 10 0 0 0 0 1
value=NCP1117ST33T3G
}
C 48600 53900 1 0 0 EMBEDDED5V-plus-1.sym
[
T 48900 53900 8 8 0 0 0 0 1
net=+5V:1
T 48675 54150 9 8 1 0 0 0 1
+5V
L 48650 54100 48950 54100 3 0 0 0 -1 -1
P 48800 53900 48800 54100 1 0 0
{
T 48850 53950 5 6 0 1 0 0 1
pinnumber=1
T 48850 53950 5 6 0 0 0 0 1
pinseq=1
T 48850 53950 5 6 0 1 0 0 1
pinlabel=1
T 48850 53950 5 6 0 1 0 0 1
pintype=pwr
}
]
N 48800 53900 49800 53900 4
C 48700 52900 1 0 0 EMBEDDEDgnd-1.sym
[
T 49000 52950 8 10 0 0 0 0 1
net=GND:1
L 48780 52910 48820 52910 3 0 0 0 -1 -1
L 48755 52950 48845 52950 3 0 0 0 -1 -1
L 48700 53000 48900 53000 3 0 0 0 -1 -1
P 48800 53000 48800 53200 1 0 1
{
T 48858 53061 5 4 0 1 0 0 1
pinnumber=1
T 48858 53061 5 4 0 0 0 0 1
pinseq=1
T 48858 53061 5 4 0 1 0 0 1
pinlabel=1
T 48858 53061 5 4 0 1 0 0 1
pintype=pwr
}
]
N 48800 53200 58000 53200 4
{
T 58100 53200 5 10 1 1 0 1 1
netname=VSS
}
N 50600 53300 50600 53200 4
N 51400 53900 58000 53900 4
{
T 58100 53900 5 10 1 1 0 1 1
netname=VDD
}
C 51500 53900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 51800 53900 8 8 0 0 0 0 1
net=+3.3V:1
T 51575 54150 9 8 1 0 0 0 1
+3.3V
L 51550 54100 51850 54100 3 0 0 0 -1 -1
P 51700 53900 51700 54100 1 0 0
{
T 51750 53950 5 6 0 1 0 0 1
pinnumber=1
T 51750 53950 5 6 0 0 0 0 1
pinseq=1
T 51750 53950 5 6 0 1 0 0 1
pinlabel=1
T 51750 53950 5 6 0 1 0 0 1
pintype=pwr
}
]
C 55000 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 55300 47250 8 10 0 0 0 0 1
net=GND:1
L 55080 47210 55120 47210 3 0 0 0 -1 -1
L 55055 47250 55145 47250 3 0 0 0 -1 -1
L 55000 47300 55200 47300 3 0 0 0 -1 -1
P 55100 47300 55100 47500 1 0 1
{
T 55158 47361 5 4 0 1 0 0 1
pinnumber=1
T 55158 47361 5 4 0 0 0 0 1
pinseq=1
T 55158 47361 5 4 0 1 0 0 1
pinlabel=1
T 55158 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 55600 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 55900 47250 8 10 0 0 0 0 1
net=GND:1
L 55680 47210 55720 47210 3 0 0 0 -1 -1
L 55655 47250 55745 47250 3 0 0 0 -1 -1
L 55600 47300 55800 47300 3 0 0 0 -1 -1
P 55700 47300 55700 47500 1 0 1
{
T 55758 47361 5 4 0 1 0 0 1
pinnumber=1
T 55758 47361 5 4 0 0 0 0 1
pinseq=1
T 55758 47361 5 4 0 1 0 0 1
pinlabel=1
T 55758 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 40200 53000 1 0 0 EMBEDDEDUSB_MINI_B.sym
[
P 41900 54000 41600 54000 1 0 0
{
T 41700 54050 5 8 1 1 0 0 1
pinnumber=1
T 41700 53950 5 8 0 1 0 2 1
pinseq=1
T 41550 54000 5 8 0 1 0 8 1
pintype=pwr
T 41550 54000 9 8 1 1 0 7 1
pinlabel=VBUS
}
P 41900 53800 41600 53800 1 0 0
{
T 41700 53850 5 8 1 1 0 0 1
pinnumber=2
T 41700 53750 5 8 0 1 0 2 1
pinseq=2
T 41550 53800 5 8 0 1 0 8 1
pintype=io
T 41550 53800 9 8 1 1 0 7 1
pinlabel=D-
}
P 40600 54000 40300 54000 1 0 1
{
T 40500 54050 5 8 1 1 0 6 1
pinnumber=6
T 40500 53950 5 8 0 1 0 8 1
pinseq=6
T 40650 54000 5 8 0 1 0 2 1
pintype=pwr
T 40650 54000 9 8 1 1 0 1 1
pinlabel=GND
}
T 40600 54250 9 8 1 0 0 0 1
USB_MINI_B
T 40600 55050 5 10 0 0 0 0 1
description=USB Mini B Connector
T 40600 54650 5 10 0 0 0 0 1
numslots=0
T 40600 54850 5 10 0 0 0 0 1
footprint=USB_MINI_B
T 41700 54300 8 10 0 1 0 6 1
refdes=U?
P 41900 53600 41600 53600 1 0 0
{
T 41700 53650 5 8 1 1 0 0 1
pinnumber=3
T 41700 53550 5 8 0 1 0 2 1
pinseq=3
T 41550 53600 5 8 0 1 0 8 1
pintype=io
T 41550 53600 9 8 1 1 0 7 1
pinlabel=D+
}
P 41900 53400 41600 53400 1 0 0
{
T 41700 53450 5 8 1 1 0 0 1
pinnumber=4
T 41700 53350 5 8 0 1 0 2 1
pinseq=4
T 41550 53400 5 8 0 1 0 8 1
pintype=io
T 41550 53400 9 8 1 1 0 7 1
pinlabel=ID
}
P 41900 53200 41600 53200 1 0 0
{
T 41700 53250 5 8 1 1 0 0 1
pinnumber=5
T 41700 53150 5 8 0 1 0 2 1
pinseq=5
T 41550 53200 5 8 0 1 0 8 1
pintype=pwr
T 41550 53200 9 8 1 1 0 7 1
pinlabel=GND
}
P 40600 53200 40300 53200 1 0 1
{
T 40500 53250 5 8 1 1 0 6 1
pinnumber=9
T 40500 53150 5 8 0 1 0 8 1
pinseq=9
T 40650 53200 5 8 0 1 0 2 1
pintype=pwr
T 40650 53200 9 8 1 1 0 1 1
pinlabel=GND
}
P 40600 53400 40300 53400 1 0 1
{
T 40500 53450 5 8 1 1 0 6 1
pinnumber=8
T 40500 53350 5 8 0 1 0 8 1
pinseq=8
T 40650 53400 5 8 0 1 0 2 1
pintype=pwr
T 40650 53400 9 8 1 1 0 1 1
pinlabel=GND
}
P 40600 53800 40300 53800 1 0 1
{
T 40500 53850 5 8 1 1 0 6 1
pinnumber=7
T 40500 53750 5 8 0 1 0 8 1
pinseq=7
T 40650 53800 5 8 0 1 0 2 1
pintype=pwr
T 40650 53800 9 8 1 1 0 1 1
pinlabel=GND
}
T 40600 54450 5 10 0 0 0 0 1
device=USB_MINI_B
B 40600 53000 1000 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 41200 52800 5 10 1 1 0 6 1
refdes=J2
T 40600 54450 5 10 0 0 0 0 1
footprint=USB_MINI_B
T 40200 53000 5 10 0 0 0 0 1
avnet_code=GHU745
T 40200 53000 5 10 0 0 0 0 1
value=AU64V005K0 
}
N 53800 50500 54200 50500 4
N 52000 50500 51600 50500 4
{
T 51500 50500 5 10 1 1 0 7 1
netname=xTPWR
}
C 54400 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 54700 47250 8 10 0 0 0 0 1
net=GND:1
L 54480 47210 54520 47210 3 0 0 0 -1 -1
L 54455 47250 54545 47250 3 0 0 0 -1 -1
L 54400 47300 54600 47300 3 0 0 0 -1 -1
P 54500 47300 54500 47500 1 0 1
{
T 54558 47361 5 4 0 1 0 0 1
pinnumber=1
T 54558 47361 5 4 0 0 0 0 1
pinseq=1
T 54558 47361 5 4 0 1 0 0 1
pinlabel=1
T 54558 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 45200 53500 45600 53500 4
{
T 45700 53500 5 10 1 1 0 1 1
netname=USB_DP
}
C 57400 53200 1 0 0 EMBEDDEDtestpt.sym
[
T 57800 54300 8 10 0 0 0 0 1
numslots=0
T 57800 53900 8 10 0 0 0 0 1
footprint=none
T 57800 54100 8 10 0 0 0 0 1
device=TESTPOINT
T 57500 53500 8 10 0 1 0 0 1
refdes=TP?
L 57500 53450 57550 53400 3 0 0 0 -1 -1
L 57450 53400 57500 53450 3 0 0 0 -1 -1
L 57500 53350 57550 53400 3 0 0 0 -1 -1
L 57450 53400 57500 53350 3 0 0 0 -1 -1
P 57500 53200 57500 53350 1 0 0
{
T 57700 53200 5 10 0 0 0 0 1
pinseq=1
T 57700 53400 5 10 0 0 0 0 1
pinnumber=1
T 57500 53200 5 10 0 1 0 0 1
pintype=io
T 57500 53200 5 10 0 1 0 0 1
pinlabel=1
}
]
{
T 57500 53500 5 10 1 1 0 3 1
refdes=TP5
T 57800 54100 5 10 0 0 0 0 1
device=TESTPOINT
T 57800 53900 5 10 0 0 0 0 1
footprint=none
}
N 55300 45000 55300 43600 4
C 55200 43300 1 0 0 EMBEDDEDgnd-1.sym
[
T 55500 43350 8 10 0 0 0 0 1
net=GND:1
L 55280 43310 55320 43310 3 0 0 0 -1 -1
L 55255 43350 55345 43350 3 0 0 0 -1 -1
L 55200 43400 55400 43400 3 0 0 0 -1 -1
P 55300 43400 55300 43600 1 0 1
{
T 55358 43461 5 4 0 1 0 0 1
pinnumber=1
T 55358 43461 5 4 0 0 0 0 1
pinseq=1
T 55358 43461 5 4 0 1 0 0 1
pinlabel=1
T 55358 43461 5 4 0 1 0 0 1
pintype=pwr
}
]
N 53200 45000 52900 45000 4
{
T 52800 45000 5 10 1 1 0 7 1
netname=VDD
}
N 53200 43800 52900 43800 4
{
T 52800 43800 5 10 1 1 0 7 1
netname=LED0
}
N 53200 44200 52900 44200 4
{
T 52800 44200 5 10 1 1 0 7 1
netname=LED1
}
N 53200 44600 52900 44600 4
{
T 52800 44600 5 10 1 1 0 7 1
netname=LED2
}
N 44300 53900 44700 53900 4
N 44300 53500 44700 53500 4
N 54600 48900 53800 48900 4
N 53800 48700 54600 48700 4
N 55700 48700 55700 48000 4
N 54500 48700 54500 48000 4
N 55700 48700 55600 48700 4
N 51800 49700 52000 49700 4
C 53800 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 54100 47250 8 10 0 0 0 0 1
net=GND:1
L 53880 47210 53920 47210 3 0 0 0 -1 -1
L 53855 47250 53945 47250 3 0 0 0 -1 -1
L 53800 47300 54000 47300 3 0 0 0 -1 -1
P 53900 47300 53900 47500 1 0 1
{
T 53958 47361 5 4 0 1 0 0 1
pinnumber=1
T 53958 47361 5 4 0 0 0 0 1
pinseq=1
T 53958 47361 5 4 0 1 0 0 1
pinlabel=1
T 53958 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 53900 50100 53900 48100 4
N 52600 47800 52000 47800 4
{
T 51900 47800 5 10 1 1 0 7 1
netname=xnSRST_OUT
}
N 45400 53000 45400 52800 4
{
T 45400 52700 5 10 1 1 0 5 1
netname=USB_PU
}
N 54500 48200 55700 48200 4
N 57600 48200 57600 48500 4
C 57400 48500 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 57700 48500 8 8 0 0 0 0 1
net=+3.3V:1
T 57475 48750 9 8 1 0 0 0 1
+3.3V
L 57450 48700 57750 48700 3 0 0 0 -1 -1
P 57600 48500 57600 48700 1 0 0
{
T 57650 48550 5 6 0 1 0 0 1
pinnumber=1
T 57650 48550 5 6 0 0 0 0 1
pinseq=1
T 57650 48550 5 6 0 1 0 0 1
pinlabel=1
T 57650 48550 5 6 0 1 0 0 1
pintype=pwr
}
]
N 53100 47800 53600 47800 4
T 37400 39800 9 10 1 0 0 0 1
Copyright (C) 2011  Black Sphere Technologies.  Licensed CC-BY-SA.
C 53900 48500 1 0 1 EMBEDDEDTXS0108.sym
[
P 52300 48700 52000 48700 1 0 1
{
T 52205 48745 5 8 1 1 0 6 1
pinnumber=11
T 52200 48650 5 8 0 1 0 8 1
pinseq=11
T 52350 48700 5 8 0 1 0 2 1
pintype=pwr
T 52355 48695 9 8 1 1 0 1 1
pinlabel=GND
}
P 52300 48900 52000 48900 1 0 1
{
T 52205 48945 5 8 1 1 0 6 1
pinnumber=12
T 52200 48850 5 8 0 1 0 8 1
pinseq=12
T 52350 48900 5 8 0 1 0 2 1
pintype=io
T 52355 48895 9 8 1 1 0 1 1
pinlabel=B8
}
P 52300 49100 52000 49100 1 0 1
{
T 52205 49145 5 8 1 1 0 6 1
pinnumber=13
T 52200 49050 5 8 0 1 0 8 1
pinseq=13
T 52350 49100 5 8 0 1 0 2 1
pintype=io
T 52355 49095 9 8 1 1 0 1 1
pinlabel=B7
}
P 52300 49300 52000 49300 1 0 1
{
T 52205 49345 5 8 1 1 0 6 1
pinnumber=14
T 52200 49250 5 8 0 1 0 8 1
pinseq=14
T 52350 49300 5 8 0 1 0 2 1
pintype=io
T 52355 49295 9 8 1 1 0 1 1
pinlabel=B6
}
P 52300 49500 52000 49500 1 0 1
{
T 52205 49545 5 8 1 1 0 6 1
pinnumber=15
T 52200 49450 5 8 0 1 0 8 1
pinseq=15
T 52350 49500 5 8 0 1 0 2 1
pintype=io
T 52355 49495 9 8 1 1 0 1 1
pinlabel=B5
}
P 52300 49700 52000 49700 1 0 1
{
T 52205 49745 5 8 1 1 0 6 1
pinnumber=16
T 52200 49650 5 8 0 1 0 8 1
pinseq=16
T 52350 49700 5 8 0 1 0 2 1
pintype=io
T 52355 49695 9 8 1 1 0 1 1
pinlabel=B4
}
P 52300 49900 52000 49900 1 0 1
{
T 52205 49945 5 8 1 1 0 6 1
pinnumber=17
T 52200 49850 5 8 0 1 0 8 1
pinseq=17
T 52350 49900 5 8 0 1 0 2 1
pintype=io
T 52355 49895 9 8 1 1 0 1 1
pinlabel=B3
}
P 52300 50100 52000 50100 1 0 1
{
T 52205 50145 5 8 1 1 0 6 1
pinnumber=18
T 52200 50050 5 8 0 1 0 8 1
pinseq=18
T 52350 50100 5 8 0 1 0 2 1
pintype=io
T 52355 50095 9 8 1 1 0 1 1
pinlabel=B2
}
P 52300 50300 52000 50300 1 0 1
{
T 52205 50345 5 8 1 1 0 6 1
pinnumber=19
T 52200 50250 5 8 0 1 0 8 1
pinseq=19
T 52350 50300 5 8 0 1 0 2 1
pintype=pwr
T 52355 50295 9 8 1 1 0 1 1
pinlabel=VCCB
}
P 52300 50500 52000 50500 1 0 1
{
T 52205 50545 5 8 1 1 0 6 1
pinnumber=20
T 52200 50450 5 8 0 1 0 8 1
pinseq=20
T 52350 50500 5 8 0 1 0 2 1
pintype=io
T 52355 50495 9 8 1 1 0 1 1
pinlabel=B1
}
T 53500 51550 5 10 0 0 0 6 1
description=Bidirectional Voltage Level Translator
P 53500 48700 53800 48700 1 0 1
{
T 53600 48750 5 8 1 1 0 0 1
pinnumber=10
T 53600 48650 5 8 0 1 0 2 1
pinseq=10
T 53450 48700 5 8 0 1 0 8 1
pintype=io
T 53450 48700 9 8 1 1 0 7 1
pinlabel=OE
}
P 53500 48900 53800 48900 1 0 1
{
T 53600 48950 5 8 1 1 0 0 1
pinnumber=9
T 53600 48850 5 8 0 1 0 2 1
pinseq=9
T 53450 48900 5 8 0 1 0 8 1
pintype=io
T 53450 48900 9 8 1 1 0 7 1
pinlabel=A8
}
P 53500 49100 53800 49100 1 0 1
{
T 53600 49150 5 8 1 1 0 0 1
pinnumber=8
T 53600 49050 5 8 0 1 0 2 1
pinseq=8
T 53450 49100 5 8 0 1 0 8 1
pintype=io
T 53450 49100 9 8 1 1 0 7 1
pinlabel=A7
}
P 53500 49300 53800 49300 1 0 1
{
T 53600 49350 5 8 1 1 0 0 1
pinnumber=7
T 53600 49250 5 8 0 1 0 2 1
pinseq=7
T 53450 49300 5 8 0 1 0 8 1
pintype=io
T 53450 49300 9 8 1 1 0 7 1
pinlabel=A6
}
P 53500 49500 53800 49500 1 0 1
{
T 53600 49550 5 8 1 1 0 0 1
pinnumber=6
T 53600 49450 5 8 0 1 0 2 1
pinseq=6
T 53450 49500 5 8 0 1 0 8 1
pintype=io
T 53450 49500 9 8 1 1 0 7 1
pinlabel=A5
}
P 53500 49700 53800 49700 1 0 1
{
T 53600 49750 5 8 1 1 0 0 1
pinnumber=5
T 53600 49650 5 8 0 1 0 2 1
pinseq=5
T 53450 49700 5 8 0 1 0 8 1
pintype=io
T 53450 49700 9 8 1 1 0 7 1
pinlabel=A4
}
P 53500 49900 53800 49900 1 0 1
{
T 53600 49950 5 8 1 1 0 0 1
pinnumber=4
T 53600 49850 5 8 0 1 0 2 1
pinseq=4
T 53450 49900 5 8 0 1 0 8 1
pintype=io
T 53450 49900 9 8 1 1 0 7 1
pinlabel=A3
}
T 53500 50750 9 8 1 0 0 6 1
TXS0108
T 53500 51150 5 10 0 0 0 6 1
numslots=0
T 53500 51350 5 10 0 0 0 6 1
footprint=TSSOP20
T 52300 50800 8 10 0 1 0 0 1
refdes=U?
P 53500 50100 53800 50100 1 0 1
{
T 53600 50150 5 8 1 1 0 0 1
pinnumber=3
T 53600 50050 5 8 0 1 0 2 1
pinseq=3
T 53450 50100 5 8 0 1 0 8 1
pintype=io
T 53450 50100 9 8 1 1 0 7 1
pinlabel=A2
}
P 53500 50300 53800 50300 1 0 1
{
T 53600 50350 5 8 1 1 0 0 1
pinnumber=2
T 53600 50250 5 8 0 1 0 2 1
pinseq=2
T 53450 50300 5 8 0 1 0 8 1
pintype=pwr
T 53450 50300 9 8 1 1 0 7 1
pinlabel=VCCA
}
P 53500 50500 53800 50500 1 0 1
{
T 53600 50550 5 8 1 1 0 0 1
pinnumber=1
T 53600 50450 5 8 0 1 0 2 1
pinseq=1
T 53450 50500 5 8 0 1 0 8 1
pintype=io
T 53450 50500 9 8 1 1 0 7 1
pinlabel=A1
}
T 53500 50950 5 10 0 0 0 6 1
device=TXB0108
B 52300 48500 1200 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 53500 50950 5 10 0 0 0 6 1
device=TXS0108
T 52300 50800 5 10 1 1 0 0 1
refdes=U1
T 53500 51350 5 10 0 0 0 6 1
footprint=TSSOP20
}
C 44700 53800 1 0 0 EMBEDDEDresistor-small.sym
[
P 45200 53900 45100 53900 1 0 0
{
T 45200 53950 5 8 0 1 0 0 1
pinnumber=2
T 45200 53950 5 8 0 0 0 0 1
pinseq=2
T 45200 53950 5 8 0 1 0 0 1
pinlabel=2
T 45200 53950 5 8 0 1 0 0 1
pintype=pas
}
P 44700 53900 44800 53900 1 0 0
{
T 44800 53950 5 8 0 1 0 0 1
pinnumber=1
T 44800 53950 5 8 0 0 0 0 1
pinseq=1
T 44800 53950 5 8 0 1 0 0 1
pinlabel=1
T 44800 53950 5 8 0 1 0 0 1
pintype=pas
}
B 44800 53850 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45100 54150 5 10 0 0 0 0 1
device=RESISTOR
T 44950 54000 8 8 0 1 0 3 1
refdes=R?
]
{
T 45100 54150 5 10 0 0 0 0 1
device=RESISTOR
T 44950 54000 5 8 1 1 0 3 1
refdes=R2
T 44950 53850 5 8 1 1 0 5 1
value=22E
T 44700 53800 5 10 0 0 0 0 1
footprint=0603
}
C 44700 53400 1 0 0 EMBEDDEDresistor-small.sym
[
P 45200 53500 45100 53500 1 0 0
{
T 45200 53550 5 8 0 1 0 0 1
pinnumber=2
T 45200 53550 5 8 0 0 0 0 1
pinseq=2
T 45200 53550 5 8 0 1 0 0 1
pinlabel=2
T 45200 53550 5 8 0 1 0 0 1
pintype=pas
}
P 44700 53500 44800 53500 1 0 0
{
T 44800 53550 5 8 0 1 0 0 1
pinnumber=1
T 44800 53550 5 8 0 0 0 0 1
pinseq=1
T 44800 53550 5 8 0 1 0 0 1
pinlabel=1
T 44800 53550 5 8 0 1 0 0 1
pintype=pas
}
B 44800 53450 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45100 53750 5 10 0 0 0 0 1
device=RESISTOR
T 44950 53600 8 8 0 1 0 3 1
refdes=R?
]
{
T 45100 53750 5 10 0 0 0 0 1
device=RESISTOR
T 44950 53600 5 8 1 1 0 3 1
refdes=R3
T 44950 53450 5 8 1 1 0 5 1
value=22E
T 44700 53400 5 10 0 0 0 0 1
footprint=0603
}
C 45300 53500 1 270 0 EMBEDDEDresistor-small.sym
[
P 45400 53000 45400 53100 1 0 0
{
T 45450 53000 5 8 0 1 270 0 1
pinnumber=2
T 45450 53000 5 8 0 0 270 0 1
pinseq=2
T 45450 53000 5 8 0 1 270 0 1
pinlabel=2
T 45450 53000 5 8 0 1 270 0 1
pintype=pas
}
P 45400 53500 45400 53400 1 0 0
{
T 45450 53400 5 8 0 1 270 0 1
pinnumber=1
T 45450 53400 5 8 0 0 270 0 1
pinseq=1
T 45450 53400 5 8 0 1 270 0 1
pinlabel=1
T 45450 53400 5 8 0 1 270 0 1
pintype=pas
}
B 45350 53100 100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45650 53100 5 10 0 0 270 0 1
device=RESISTOR
T 45500 53250 8 8 0 1 270 3 1
refdes=R?
]
{
T 45650 53100 5 10 0 0 270 0 1
device=RESISTOR
T 45300 53250 5 8 1 1 90 3 1
refdes=R4
T 45500 53250 5 8 1 1 90 5 1
value=1K5
T 45300 53500 5 10 0 0 270 0 1
footprint=0603
}
C 37300 39700 0 0 0 EMBEDDEDtitle-A2-bs.sym
[
B 37300 39700 23300 16500 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 63800 41500 5 10 0 0 0 0 1
graphical=1
T 58700 39800 15 8 1 0 0 0 1
PAGE           OF
B 53000 40000 7600 1100 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 53000 40500 60600 40500 15 0 0 0 -1 -1
T 53100 40300 8 8 0 1 0 0 1
ID=$Id$
T 53100 40100 8 8 0 1 0 0 1
HeadURL=$HeadURL$
L 37300 40000 53000 40000 15 0 0 0 -1 -1
T 37500 39800 15 10 1 0 0 0 1

T 56100 40800 8 16 0 1 0 4 1
title=TITLE
T 59300 39800 8 10 0 1 0 0 1
page=?
T 60000 39800 8 10 0 1 0 0 1
pageof=?
G 59200 40000 1400 1100 0 0 0
/home/gareth/.gEDA/symbols/logo.png
L 59200 41100 59200 40000 15 0 0 0 -1 -1
]
{
T 56100 40800 15 16 1 1 0 4 1
title=BLACK MAGIC DEBUG PROBE
T 59300 39800 15 10 1 1 0 0 1
page=1
T 60000 39800 15 10 1 1 0 0 1
pageof=1
}
T 53100 40300 9 10 1 0 0 0 1
Revision 1.0 - First production release
T 53100 40100 9 10 1 0 0 0 1
Drawn by: Gareth McMullin <gareth@blacksphere.co.nz>
C 49000 53300 1 90 0 EMBEDDEDcapacitor-small.sym
[
L 48825 53650 48875 53650 3 0 0 0 -1 -1
L 48850 53625 48850 53675 3 0 0 0 -1 -1
B 48700 53500 200 25 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
B 48700 53575 200 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48100 53500 5 10 0 0 90 0 1
symversion=0.1
T 47900 53500 5 10 0 0 90 0 1
numslots=0
T 47700 53500 5 10 0 0 90 0 1
description=capacitor
T 48650 53550 8 8 0 1 90 3 1
refdes=C?
T 48300 53500 5 10 0 0 90 0 1
device=CAPACITOR
L 48800 53500 48800 53400 3 0 0 0 -1 -1
L 48800 53700 48800 53600 3 0 0 0 -1 -1
P 48800 53300 48800 53400 1 0 0
{
T 48755 53305 5 8 0 1 90 6 1
pinnumber=2
T 48850 53350 5 8 0 1 90 8 1
pinseq=2
T 48805 53455 9 8 0 1 90 0 1
pinlabel=2
T 48800 53400 5 8 0 1 90 2 1
pintype=pas
}
P 48800 53800 48800 53700 1 0 0
{
T 48755 53795 5 8 0 1 90 0 1
pinnumber=1
T 48850 53650 5 8 0 1 90 2 1
pinseq=1
T 48805 53645 9 8 0 1 90 6 1
pinlabel=1
T 48800 53600 5 8 0 1 90 8 1
pintype=pas
}
]
{
T 48300 53500 5 10 0 0 90 0 1
device=CAPACITOR
T 48650 53550 5 8 1 1 90 3 1
refdes=C5
T 48100 53500 5 10 0 0 90 0 1
symversion=0.1
T 48950 53550 5 8 1 1 90 5 1
value=10u
T 49000 53300 5 10 0 1 0 0 1
footprint=TANT A
}
C 51900 53300 1 90 0 EMBEDDEDcapacitor-small.sym
[
L 51725 53650 51775 53650 3 0 0 0 -1 -1
L 51750 53625 51750 53675 3 0 0 0 -1 -1
B 51600 53500 200 25 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
B 51600 53575 200 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 51000 53500 5 10 0 0 90 0 1
symversion=0.1
T 50800 53500 5 10 0 0 90 0 1
numslots=0
T 50600 53500 5 10 0 0 90 0 1
description=capacitor
T 51550 53550 8 8 0 1 90 3 1
refdes=C?
T 51200 53500 5 10 0 0 90 0 1
device=CAPACITOR
L 51700 53500 51700 53400 3 0 0 0 -1 -1
L 51700 53700 51700 53600 3 0 0 0 -1 -1
P 51700 53300 51700 53400 1 0 0
{
T 51655 53305 5 8 0 1 90 6 1
pinnumber=2
T 51750 53350 5 8 0 1 90 8 1
pinseq=2
T 51705 53455 9 8 0 1 90 0 1
pinlabel=2
T 51700 53400 5 8 0 1 90 2 1
pintype=pas
}
P 51700 53800 51700 53700 1 0 0
{
T 51655 53795 5 8 0 1 90 0 1
pinnumber=1
T 51750 53650 5 8 0 1 90 2 1
pinseq=1
T 51705 53645 9 8 0 1 90 6 1
pinlabel=1
T 51700 53600 5 8 0 1 90 8 1
pintype=pas
}
]
{
T 51200 53500 5 10 0 0 90 0 1
device=CAPACITOR
T 51550 53550 5 8 1 1 90 3 1
refdes=C6
T 51000 53500 5 10 0 0 90 0 1
symversion=0.1
T 51850 53550 5 8 1 1 90 5 1
value=10u
T 51900 53300 5 10 0 1 0 0 1
footprint=TANT A
}
C 49300 53800 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 49500 53800 49500 53700 1 0 0
{
T 49550 53650 5 8 0 1 270 6 1
pinnumber=1
T 49450 53650 5 8 0 1 270 8 1
pinseq=1
T 49500 53600 9 8 0 1 270 0 1
pinlabel=1
T 49500 53600 5 8 0 1 270 2 1
pintype=pas
}
P 49500 53300 49500 53400 1 0 0
{
T 49550 53350 5 8 0 1 270 0 1
pinnumber=2
T 49450 53350 5 8 0 1 270 2 1
pinseq=2
T 49500 53400 9 8 0 1 270 6 1
pinlabel=2
T 49500 53400 5 8 0 1 270 8 1
pintype=pas
}
L 49600 53575 49400 53575 3 0 0 0 -1 -1
L 49600 53525 49400 53525 3 0 0 0 -1 -1
L 49500 53400 49500 53525 3 0 0 0 -1 -1
L 49500 53575 49500 53700 3 0 0 0 -1 -1
T 50000 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 49700 53550 8 8 0 1 270 4 1
refdes=C?
T 50600 53600 5 10 0 0 270 0 1
description=capacitor
T 50400 53600 5 10 0 0 270 0 1
numslots=0
T 50200 53600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 50000 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 49300 53550 5 8 1 1 90 4 1
refdes=C7
T 50200 53600 5 10 0 0 270 0 1
symversion=0.1
T 49650 53550 5 8 1 1 90 5 1
value=100n
T 49300 53800 5 10 0 1 180 0 1
footprint=0603
}
C 52200 53800 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 52400 53800 52400 53700 1 0 0
{
T 52450 53650 5 8 0 1 270 6 1
pinnumber=1
T 52350 53650 5 8 0 1 270 8 1
pinseq=1
T 52400 53600 9 8 0 1 270 0 1
pinlabel=1
T 52400 53600 5 8 0 1 270 2 1
pintype=pas
}
P 52400 53300 52400 53400 1 0 0
{
T 52450 53350 5 8 0 1 270 0 1
pinnumber=2
T 52350 53350 5 8 0 1 270 2 1
pinseq=2
T 52400 53400 9 8 0 1 270 6 1
pinlabel=2
T 52400 53400 5 8 0 1 270 8 1
pintype=pas
}
L 52500 53575 52300 53575 3 0 0 0 -1 -1
L 52500 53525 52300 53525 3 0 0 0 -1 -1
L 52400 53400 52400 53525 3 0 0 0 -1 -1
L 52400 53575 52400 53700 3 0 0 0 -1 -1
T 52900 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 52600 53550 8 8 0 1 270 4 1
refdes=C?
T 53500 53600 5 10 0 0 270 0 1
description=capacitor
T 53300 53600 5 10 0 0 270 0 1
numslots=0
T 53100 53600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 52900 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 52200 53550 5 8 1 1 90 4 1
refdes=C8
T 53100 53600 5 10 0 0 270 0 1
symversion=0.1
T 52550 53550 5 8 1 1 90 5 1
value=100n
T 52200 53800 5 10 0 1 180 0 1
footprint=0603
}
C 52900 53800 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 53100 53800 53100 53700 1 0 0
{
T 53150 53650 5 8 0 1 270 6 1
pinnumber=1
T 53050 53650 5 8 0 1 270 8 1
pinseq=1
T 53100 53600 9 8 0 1 270 0 1
pinlabel=1
T 53100 53600 5 8 0 1 270 2 1
pintype=pas
}
P 53100 53300 53100 53400 1 0 0
{
T 53150 53350 5 8 0 1 270 0 1
pinnumber=2
T 53050 53350 5 8 0 1 270 2 1
pinseq=2
T 53100 53400 9 8 0 1 270 6 1
pinlabel=2
T 53100 53400 5 8 0 1 270 8 1
pintype=pas
}
L 53200 53575 53000 53575 3 0 0 0 -1 -1
L 53200 53525 53000 53525 3 0 0 0 -1 -1
L 53100 53400 53100 53525 3 0 0 0 -1 -1
L 53100 53575 53100 53700 3 0 0 0 -1 -1
T 53600 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 53300 53550 8 8 0 1 270 4 1
refdes=C?
T 54200 53600 5 10 0 0 270 0 1
description=capacitor
T 54000 53600 5 10 0 0 270 0 1
numslots=0
T 53800 53600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 53600 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 52900 53550 5 8 1 1 90 4 1
refdes=C9
T 53800 53600 5 10 0 0 270 0 1
symversion=0.1
T 53250 53550 5 8 1 1 90 5 1
value=100n
T 52900 53800 5 10 0 1 180 0 1
footprint=0603
}
C 53600 53800 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 53800 53800 53800 53700 1 0 0
{
T 53850 53650 5 8 0 1 270 6 1
pinnumber=1
T 53750 53650 5 8 0 1 270 8 1
pinseq=1
T 53800 53600 9 8 0 1 270 0 1
pinlabel=1
T 53800 53600 5 8 0 1 270 2 1
pintype=pas
}
P 53800 53300 53800 53400 1 0 0
{
T 53850 53350 5 8 0 1 270 0 1
pinnumber=2
T 53750 53350 5 8 0 1 270 2 1
pinseq=2
T 53800 53400 9 8 0 1 270 6 1
pinlabel=2
T 53800 53400 5 8 0 1 270 8 1
pintype=pas
}
L 53900 53575 53700 53575 3 0 0 0 -1 -1
L 53900 53525 53700 53525 3 0 0 0 -1 -1
L 53800 53400 53800 53525 3 0 0 0 -1 -1
L 53800 53575 53800 53700 3 0 0 0 -1 -1
T 54300 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 54000 53550 8 8 0 1 270 4 1
refdes=C?
T 54900 53600 5 10 0 0 270 0 1
description=capacitor
T 54700 53600 5 10 0 0 270 0 1
numslots=0
T 54500 53600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 54300 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 53550 5 8 1 1 90 4 1
refdes=C10
T 54500 53600 5 10 0 0 270 0 1
symversion=0.1
T 53950 53550 5 8 1 1 90 5 1
value=100n
T 53600 53800 5 10 0 1 180 0 1
footprint=0603
}
C 54300 53800 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 54500 53800 54500 53700 1 0 0
{
T 54550 53650 5 8 0 1 270 6 1
pinnumber=1
T 54450 53650 5 8 0 1 270 8 1
pinseq=1
T 54500 53600 9 8 0 1 270 0 1
pinlabel=1
T 54500 53600 5 8 0 1 270 2 1
pintype=pas
}
P 54500 53300 54500 53400 1 0 0
{
T 54550 53350 5 8 0 1 270 0 1
pinnumber=2
T 54450 53350 5 8 0 1 270 2 1
pinseq=2
T 54500 53400 9 8 0 1 270 6 1
pinlabel=2
T 54500 53400 5 8 0 1 270 8 1
pintype=pas
}
L 54600 53575 54400 53575 3 0 0 0 -1 -1
L 54600 53525 54400 53525 3 0 0 0 -1 -1
L 54500 53400 54500 53525 3 0 0 0 -1 -1
L 54500 53575 54500 53700 3 0 0 0 -1 -1
T 55000 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 54700 53550 8 8 0 1 270 4 1
refdes=C?
T 55600 53600 5 10 0 0 270 0 1
description=capacitor
T 55400 53600 5 10 0 0 270 0 1
numslots=0
T 55200 53600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 55000 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 54300 53550 5 8 1 1 90 4 1
refdes=C11
T 55200 53600 5 10 0 0 270 0 1
symversion=0.1
T 54650 53550 5 8 1 1 90 5 1
value=100n
T 54300 53800 5 10 0 1 180 0 1
footprint=0603
}
C 55000 53800 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 55200 53800 55200 53700 1 0 0
{
T 55250 53650 5 8 0 1 270 6 1
pinnumber=1
T 55150 53650 5 8 0 1 270 8 1
pinseq=1
T 55200 53600 9 8 0 1 270 0 1
pinlabel=1
T 55200 53600 5 8 0 1 270 2 1
pintype=pas
}
P 55200 53300 55200 53400 1 0 0
{
T 55250 53350 5 8 0 1 270 0 1
pinnumber=2
T 55150 53350 5 8 0 1 270 2 1
pinseq=2
T 55200 53400 9 8 0 1 270 6 1
pinlabel=2
T 55200 53400 5 8 0 1 270 8 1
pintype=pas
}
L 55300 53575 55100 53575 3 0 0 0 -1 -1
L 55300 53525 55100 53525 3 0 0 0 -1 -1
L 55200 53400 55200 53525 3 0 0 0 -1 -1
L 55200 53575 55200 53700 3 0 0 0 -1 -1
T 55700 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 55400 53550 8 8 0 1 270 4 1
refdes=C?
T 56300 53600 5 10 0 0 270 0 1
description=capacitor
T 56100 53600 5 10 0 0 270 0 1
numslots=0
T 55900 53600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 55700 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 55000 53550 5 8 1 1 90 4 1
refdes=C12
T 55900 53600 5 10 0 0 270 0 1
symversion=0.1
T 55350 53550 5 8 1 1 90 5 1
value=100n
T 55000 53800 5 10 0 1 180 0 1
footprint=0603
}
C 55700 53800 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 55900 53800 55900 53700 1 0 0
{
T 55950 53650 5 8 0 1 270 6 1
pinnumber=1
T 55850 53650 5 8 0 1 270 8 1
pinseq=1
T 55900 53600 9 8 0 1 270 0 1
pinlabel=1
T 55900 53600 5 8 0 1 270 2 1
pintype=pas
}
P 55900 53300 55900 53400 1 0 0
{
T 55950 53350 5 8 0 1 270 0 1
pinnumber=2
T 55850 53350 5 8 0 1 270 2 1
pinseq=2
T 55900 53400 9 8 0 1 270 6 1
pinlabel=2
T 55900 53400 5 8 0 1 270 8 1
pintype=pas
}
L 56000 53575 55800 53575 3 0 0 0 -1 -1
L 56000 53525 55800 53525 3 0 0 0 -1 -1
L 55900 53400 55900 53525 3 0 0 0 -1 -1
L 55900 53575 55900 53700 3 0 0 0 -1 -1
T 56400 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 56100 53550 8 8 0 1 270 4 1
refdes=C?
T 57000 53600 5 10 0 0 270 0 1
description=capacitor
T 56800 53600 5 10 0 0 270 0 1
numslots=0
T 56600 53600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 56400 53600 5 10 0 0 270 0 1
device=CAPACITOR
T 55700 53550 5 8 1 1 90 4 1
refdes=C13
T 56600 53600 5 10 0 0 270 0 1
symversion=0.1
T 56050 53550 5 8 1 1 90 5 1
value=100n
T 55700 53800 5 10 0 1 180 0 1
footprint=0603
}
N 48800 53800 48800 53900 4
N 51700 53800 51700 53900 4
N 48800 53300 48800 53200 4
N 49500 53800 49500 53900 4
N 49500 53300 49500 53200 4
N 52400 53800 52400 53900 4
N 53100 53800 53100 53900 4
N 53100 53300 53100 53200 4
N 53800 53800 53800 53900 4
N 54500 53800 54500 53900 4
N 54500 53300 54500 53200 4
N 55200 53300 55200 53200 4
N 55900 53300 55900 53200 4
N 51700 53300 51700 53200 4
C 54200 44900 1 0 0 EMBEDDEDled-small.sym
[
T 54300 45100 8 8 0 1 0 4 1
refdes=D?
T 54300 45500 8 10 0 0 0 0 1
device=LED
P 54200 45000 54300 45000 1 0 0
{
T 54300 45050 5 8 0 1 0 0 1
pinnumber=1
T 54300 45050 5 8 0 0 0 0 1
pinseq=1
T 54300 45050 5 8 0 1 0 0 1
pinlabel=1
T 54300 45050 5 8 0 1 0 0 1
pintype=pas
}
P 54700 45000 54600 45000 1 0 0
{
T 54600 45050 5 8 0 1 0 0 1
pinnumber=2
T 54600 45050 5 8 0 0 0 0 1
pinseq=2
T 54600 45050 5 8 0 1 0 0 1
pinlabel=2
T 54600 45050 5 8 0 1 0 0 1
pintype=pas
}
L 54400 45075 54500 45000 3 0 0 0 -1 -1
L 54500 45000 54400 44925 3 0 0 0 -1 -1
L 54400 45075 54400 44925 3 0 0 0 -1 -1
L 54500 45075 54500 44925 3 0 0 0 -1 -1
L 54500 45000 54600 45000 3 0 0 0 -1 -1
L 54400 45000 54300 45000 3 0 0 0 -1 -1
L 54430 45115 54530 45215 3 0 0 0 -1 -1
L 54530 45215 54480 45185 3 0 0 0 -1 -1
L 54530 45215 54500 45165 3 0 0 0 -1 -1
L 54500 45115 54600 45215 3 0 0 0 -1 -1
L 54600 45215 54550 45185 3 0 0 0 -1 -1
L 54600 45215 54570 45165 3 0 0 0 -1 -1
]
{
T 54300 45200 5 8 1 1 0 4 1
refdes=D1
T 54300 45500 5 10 0 0 0 0 1
device=LED
T 54200 44900 5 10 0 1 0 0 1
footprint=0805
T 54600 45050 5 8 1 1 0 0 1
value=GREEN
}
N 54700 45000 55300 45000 4
C 54200 44500 1 0 0 EMBEDDEDled-small.sym
[
T 54300 44700 8 8 0 1 0 4 1
refdes=D?
T 54300 45100 8 10 0 0 0 0 1
device=LED
P 54200 44600 54300 44600 1 0 0
{
T 54300 44650 5 8 0 1 0 0 1
pinnumber=1
T 54300 44650 5 8 0 0 0 0 1
pinseq=1
T 54300 44650 5 8 0 1 0 0 1
pinlabel=1
T 54300 44650 5 8 0 1 0 0 1
pintype=pas
}
P 54700 44600 54600 44600 1 0 0
{
T 54600 44650 5 8 0 1 0 0 1
pinnumber=2
T 54600 44650 5 8 0 0 0 0 1
pinseq=2
T 54600 44650 5 8 0 1 0 0 1
pinlabel=2
T 54600 44650 5 8 0 1 0 0 1
pintype=pas
}
L 54400 44675 54500 44600 3 0 0 0 -1 -1
L 54500 44600 54400 44525 3 0 0 0 -1 -1
L 54400 44675 54400 44525 3 0 0 0 -1 -1
L 54500 44675 54500 44525 3 0 0 0 -1 -1
L 54500 44600 54600 44600 3 0 0 0 -1 -1
L 54400 44600 54300 44600 3 0 0 0 -1 -1
L 54430 44715 54530 44815 3 0 0 0 -1 -1
L 54530 44815 54480 44785 3 0 0 0 -1 -1
L 54530 44815 54500 44765 3 0 0 0 -1 -1
L 54500 44715 54600 44815 3 0 0 0 -1 -1
L 54600 44815 54550 44785 3 0 0 0 -1 -1
L 54600 44815 54570 44765 3 0 0 0 -1 -1
]
{
T 54300 44700 5 8 1 1 0 4 1
refdes=D2
T 54300 45100 5 10 0 0 0 0 1
device=LED
T 54200 44500 5 10 0 1 0 0 1
footprint=0805
T 54600 44650 5 8 1 1 0 0 1
value=RED
}
N 54700 44600 55300 44600 4
C 54200 44100 1 0 0 EMBEDDEDled-small.sym
[
T 54300 44300 8 8 0 1 0 4 1
refdes=D?
T 54300 44700 8 10 0 0 0 0 1
device=LED
P 54200 44200 54300 44200 1 0 0
{
T 54300 44250 5 8 0 1 0 0 1
pinnumber=1
T 54300 44250 5 8 0 0 0 0 1
pinseq=1
T 54300 44250 5 8 0 1 0 0 1
pinlabel=1
T 54300 44250 5 8 0 1 0 0 1
pintype=pas
}
P 54700 44200 54600 44200 1 0 0
{
T 54600 44250 5 8 0 1 0 0 1
pinnumber=2
T 54600 44250 5 8 0 0 0 0 1
pinseq=2
T 54600 44250 5 8 0 1 0 0 1
pinlabel=2
T 54600 44250 5 8 0 1 0 0 1
pintype=pas
}
L 54400 44275 54500 44200 3 0 0 0 -1 -1
L 54500 44200 54400 44125 3 0 0 0 -1 -1
L 54400 44275 54400 44125 3 0 0 0 -1 -1
L 54500 44275 54500 44125 3 0 0 0 -1 -1
L 54500 44200 54600 44200 3 0 0 0 -1 -1
L 54400 44200 54300 44200 3 0 0 0 -1 -1
L 54430 44315 54530 44415 3 0 0 0 -1 -1
L 54530 44415 54480 44385 3 0 0 0 -1 -1
L 54530 44415 54500 44365 3 0 0 0 -1 -1
L 54500 44315 54600 44415 3 0 0 0 -1 -1
L 54600 44415 54550 44385 3 0 0 0 -1 -1
L 54600 44415 54570 44365 3 0 0 0 -1 -1
]
{
T 54300 44300 5 8 1 1 0 4 1
refdes=D3
T 54300 44700 5 10 0 0 0 0 1
device=LED
T 54200 44100 5 10 0 1 0 0 1
footprint=0805
T 54600 44250 5 8 1 1 0 0 1
value=YELLOW
}
N 54700 44200 55300 44200 4
C 54200 43700 1 0 0 EMBEDDEDled-small.sym
[
T 54300 43900 8 8 0 1 0 4 1
refdes=D?
T 54300 44300 8 10 0 0 0 0 1
device=LED
P 54200 43800 54300 43800 1 0 0
{
T 54300 43850 5 8 0 1 0 0 1
pinnumber=1
T 54300 43850 5 8 0 0 0 0 1
pinseq=1
T 54300 43850 5 8 0 1 0 0 1
pinlabel=1
T 54300 43850 5 8 0 1 0 0 1
pintype=pas
}
P 54700 43800 54600 43800 1 0 0
{
T 54600 43850 5 8 0 1 0 0 1
pinnumber=2
T 54600 43850 5 8 0 0 0 0 1
pinseq=2
T 54600 43850 5 8 0 1 0 0 1
pinlabel=2
T 54600 43850 5 8 0 1 0 0 1
pintype=pas
}
L 54400 43875 54500 43800 3 0 0 0 -1 -1
L 54500 43800 54400 43725 3 0 0 0 -1 -1
L 54400 43875 54400 43725 3 0 0 0 -1 -1
L 54500 43875 54500 43725 3 0 0 0 -1 -1
L 54500 43800 54600 43800 3 0 0 0 -1 -1
L 54400 43800 54300 43800 3 0 0 0 -1 -1
L 54430 43915 54530 44015 3 0 0 0 -1 -1
L 54530 44015 54480 43985 3 0 0 0 -1 -1
L 54530 44015 54500 43965 3 0 0 0 -1 -1
L 54500 43915 54600 44015 3 0 0 0 -1 -1
L 54600 44015 54550 43985 3 0 0 0 -1 -1
L 54600 44015 54570 43965 3 0 0 0 -1 -1
]
{
T 54300 43900 5 8 1 1 0 4 1
refdes=D4
T 54300 44300 5 10 0 0 0 0 1
device=LED
T 54200 43700 5 10 0 1 0 0 1
footprint=0805
T 54600 43850 5 8 1 1 0 0 1
value=YELLOW
}
N 54700 43800 55300 43800 4
C 53200 44900 1 0 0 EMBEDDEDresistor-small.sym
[
P 53700 45000 53600 45000 1 0 0
{
T 53700 45050 5 8 0 1 0 0 1
pinnumber=2
T 53700 45050 5 8 0 0 0 0 1
pinseq=2
T 53700 45050 5 8 0 1 0 0 1
pinlabel=2
T 53700 45050 5 8 0 1 0 0 1
pintype=pas
}
P 53200 45000 53300 45000 1 0 0
{
T 53300 45050 5 8 0 1 0 0 1
pinnumber=1
T 53300 45050 5 8 0 0 0 0 1
pinseq=1
T 53300 45050 5 8 0 1 0 0 1
pinlabel=1
T 53300 45050 5 8 0 1 0 0 1
pintype=pas
}
B 53300 44950 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53600 45250 5 10 0 0 0 0 1
device=RESISTOR
T 53450 45100 8 8 0 1 0 3 1
refdes=R?
]
{
T 53600 45250 5 10 0 0 0 0 1
device=RESISTOR
T 53250 45050 5 8 1 1 0 6 1
refdes=R8
T 53650 45050 5 8 1 1 0 0 1
value=390E
T 53200 44900 5 10 0 0 0 0 1
footprint=0603
}
N 53700 45000 54200 45000 4
C 53200 44500 1 0 0 EMBEDDEDresistor-small.sym
[
P 53700 44600 53600 44600 1 0 0
{
T 53700 44650 5 8 0 1 0 0 1
pinnumber=2
T 53700 44650 5 8 0 0 0 0 1
pinseq=2
T 53700 44650 5 8 0 1 0 0 1
pinlabel=2
T 53700 44650 5 8 0 1 0 0 1
pintype=pas
}
P 53200 44600 53300 44600 1 0 0
{
T 53300 44650 5 8 0 1 0 0 1
pinnumber=1
T 53300 44650 5 8 0 0 0 0 1
pinseq=1
T 53300 44650 5 8 0 1 0 0 1
pinlabel=1
T 53300 44650 5 8 0 1 0 0 1
pintype=pas
}
B 53300 44550 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53600 44850 5 10 0 0 0 0 1
device=RESISTOR
T 53450 44700 8 8 0 1 0 3 1
refdes=R?
]
{
T 53600 44850 5 10 0 0 0 0 1
device=RESISTOR
T 53250 44650 5 8 1 1 0 6 1
refdes=R9
T 53650 44650 5 8 1 1 0 0 1
value=390E
T 53200 44500 5 10 0 0 0 0 1
footprint=0603
}
N 53700 44600 54200 44600 4
C 53200 44100 1 0 0 EMBEDDEDresistor-small.sym
[
P 53700 44200 53600 44200 1 0 0
{
T 53700 44250 5 8 0 1 0 0 1
pinnumber=2
T 53700 44250 5 8 0 0 0 0 1
pinseq=2
T 53700 44250 5 8 0 1 0 0 1
pinlabel=2
T 53700 44250 5 8 0 1 0 0 1
pintype=pas
}
P 53200 44200 53300 44200 1 0 0
{
T 53300 44250 5 8 0 1 0 0 1
pinnumber=1
T 53300 44250 5 8 0 0 0 0 1
pinseq=1
T 53300 44250 5 8 0 1 0 0 1
pinlabel=1
T 53300 44250 5 8 0 1 0 0 1
pintype=pas
}
B 53300 44150 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53600 44450 5 10 0 0 0 0 1
device=RESISTOR
T 53450 44300 8 8 0 1 0 3 1
refdes=R?
]
{
T 53600 44450 5 10 0 0 0 0 1
device=RESISTOR
T 53250 44250 5 8 1 1 0 6 1
refdes=R10
T 53650 44250 5 8 1 1 0 0 1
value=390E
T 53200 44100 5 10 0 0 0 0 1
footprint=0603
}
N 53700 44200 54200 44200 4
C 53200 43700 1 0 0 EMBEDDEDresistor-small.sym
[
P 53700 43800 53600 43800 1 0 0
{
T 53700 43850 5 8 0 1 0 0 1
pinnumber=2
T 53700 43850 5 8 0 0 0 0 1
pinseq=2
T 53700 43850 5 8 0 1 0 0 1
pinlabel=2
T 53700 43850 5 8 0 1 0 0 1
pintype=pas
}
P 53200 43800 53300 43800 1 0 0
{
T 53300 43850 5 8 0 1 0 0 1
pinnumber=1
T 53300 43850 5 8 0 0 0 0 1
pinseq=1
T 53300 43850 5 8 0 1 0 0 1
pinlabel=1
T 53300 43850 5 8 0 1 0 0 1
pintype=pas
}
B 53300 43750 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53600 44050 5 10 0 0 0 0 1
device=RESISTOR
T 53450 43900 8 8 0 1 0 3 1
refdes=R?
]
{
T 53600 44050 5 10 0 0 0 0 1
device=RESISTOR
T 53250 43850 5 8 1 1 0 6 1
refdes=R11
T 53650 43850 5 8 1 1 0 0 1
value=390E
T 53200 43700 5 10 0 0 0 0 1
footprint=0603
}
N 53700 43800 54200 43800 4
C 52600 47700 1 0 0 EMBEDDEDresistor-small.sym
[
P 53100 47800 53000 47800 1 0 0
{
T 53100 47850 5 8 0 1 0 0 1
pinnumber=2
T 53100 47850 5 8 0 0 0 0 1
pinseq=2
T 53100 47850 5 8 0 1 0 0 1
pinlabel=2
T 53100 47850 5 8 0 1 0 0 1
pintype=pas
}
P 52600 47800 52700 47800 1 0 0
{
T 52700 47850 5 8 0 1 0 0 1
pinnumber=1
T 52700 47850 5 8 0 0 0 0 1
pinseq=1
T 52700 47850 5 8 0 1 0 0 1
pinlabel=1
T 52700 47850 5 8 0 1 0 0 1
pintype=pas
}
B 52700 47750 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53000 48050 5 10 0 0 0 0 1
device=RESISTOR
T 52850 47900 8 8 0 1 0 3 1
refdes=R?
]
{
T 53000 48050 5 10 0 0 0 0 1
device=RESISTOR
T 52850 47900 5 8 1 1 0 3 1
refdes=R15
T 52850 47700 5 8 1 1 0 5 1
value=100E
T 52600 47700 5 10 0 0 0 0 1
footprint=0603
}
C 53600 47500 1 0 0 EMBEDDEDbjt-npn-small.sym
[
L 53700 48000 53700 47600 3 0 0 0 -1 -1
T 54200 48000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
P 53600 47800 53700 47800 1 0 0
{
T 53700 47850 5 6 0 1 0 0 1
pinnumber=1
T 53700 47850 5 6 0 0 0 0 1
pinseq=1
T 53700 47850 5 6 0 1 0 0 1
pinlabel=1
T 53700 47850 5 6 0 1 0 0 1
pintype=pas
}
P 53900 48100 53900 48000 1 0 0
{
T 53800 47950 5 6 0 1 0 0 1
pinnumber=3
T 53800 47950 5 6 0 0 0 0 1
pinseq=3
T 53800 47950 5 6 0 1 0 0 1
pinlabel=3
T 53800 47950 5 6 0 1 0 0 1
pintype=pas
}
P 53900 47600 53900 47500 1 0 1
{
T 53800 47550 5 6 0 1 0 0 1
pinnumber=2
T 53800 47550 5 6 0 0 0 0 1
pinseq=2
T 53800 47550 5 6 0 1 0 0 1
pinlabel=2
T 53800 47550 5 6 0 1 0 0 1
pintype=pas
}
L 53700 47900 53900 48000 3 0 0 0 -1 -1
L 53700 47700 53900 47600 3 0 0 0 -1 -1
L 53901 47600 53803 47609 3 0 0 0 -1 -1
L 53900 47600 53831 47673 3 0 0 0 -1 -1
T 54000 47800 8 8 0 1 0 4 1
refdes=Q?
]
{
T 54200 48000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 54000 47800 5 8 1 1 0 4 1
refdes=Q1
T 53850 48050 5 8 1 1 0 6 1
value=BC846
T 53600 47500 5 10 0 1 0 0 1
footprint=SOT23
}
C 54600 47500 1 90 0 EMBEDDEDresistor-small.sym
[
P 54500 48000 54500 47900 1 0 0
{
T 54450 48000 5 8 0 1 90 0 1
pinnumber=2
T 54450 48000 5 8 0 0 90 0 1
pinseq=2
T 54450 48000 5 8 0 1 90 0 1
pinlabel=2
T 54450 48000 5 8 0 1 90 0 1
pintype=pas
}
P 54500 47500 54500 47600 1 0 0
{
T 54450 47600 5 8 0 1 90 0 1
pinnumber=1
T 54450 47600 5 8 0 0 90 0 1
pinseq=1
T 54450 47600 5 8 0 1 90 0 1
pinlabel=1
T 54450 47600 5 8 0 1 90 0 1
pintype=pas
}
B 54450 47600 100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54250 47900 5 10 0 0 90 0 1
device=RESISTOR
T 54400 47750 8 8 0 1 90 3 1
refdes=R?
]
{
T 54250 47900 5 10 0 0 90 0 1
device=RESISTOR
T 54400 47750 5 8 1 1 90 3 1
refdes=R1
T 54600 47750 5 8 1 1 90 5 1
value=1K
T 54600 47500 5 10 0 0 90 0 1
footprint=0603
}
C 55300 47500 1 90 0 EMBEDDEDcapacitor-small.sym
[
P 55100 48000 55100 47900 1 0 0
{
T 55055 47995 5 8 0 1 90 0 1
pinnumber=1
T 55150 47850 5 8 0 1 90 2 1
pinseq=1
T 55105 47845 9 8 0 1 90 6 1
pinlabel=1
T 55100 47800 5 8 0 1 90 8 1
pintype=pas
}
P 55100 47500 55100 47600 1 0 0
{
T 55055 47505 5 8 0 1 90 6 1
pinnumber=2
T 55150 47550 5 8 0 1 90 8 1
pinseq=2
T 55105 47655 9 8 0 1 90 0 1
pinlabel=2
T 55100 47600 5 8 0 1 90 2 1
pintype=pas
}
L 55100 47900 55100 47800 3 0 0 0 -1 -1
L 55100 47700 55100 47600 3 0 0 0 -1 -1
T 54600 47700 5 10 0 0 90 0 1
device=CAPACITOR
T 54950 47750 8 8 0 1 90 3 1
refdes=C?
T 54000 47700 5 10 0 0 90 0 1
description=capacitor
T 54200 47700 5 10 0 0 90 0 1
numslots=0
T 54400 47700 5 10 0 0 90 0 1
symversion=0.1
B 55000 47775 200 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 55000 47700 200 25 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
L 55150 47825 55150 47875 3 0 0 0 -1 -1
L 55125 47850 55175 47850 3 0 0 0 -1 -1
]
{
T 54600 47700 5 10 0 0 90 0 1
device=CAPACITOR
T 54950 47750 5 8 1 1 90 3 1
refdes=C1
T 54400 47700 5 10 0 0 90 0 1
symversion=0.1
T 55250 47750 5 8 1 1 90 5 1
value=10u
T 55300 47500 5 10 0 1 0 0 1
footprint=TANT A
}
C 55500 48000 1 270 0 EMBEDDEDcapacitor-np-small.sym
[
P 55700 48000 55700 47900 1 0 0
{
T 55750 47850 5 8 0 1 270 6 1
pinnumber=1
T 55650 47850 5 8 0 1 270 8 1
pinseq=1
T 55700 47800 9 8 0 1 270 0 1
pinlabel=1
T 55700 47800 5 8 0 1 270 2 1
pintype=pas
}
P 55700 47500 55700 47600 1 0 0
{
T 55750 47550 5 8 0 1 270 0 1
pinnumber=2
T 55650 47550 5 8 0 1 270 2 1
pinseq=2
T 55700 47600 9 8 0 1 270 6 1
pinlabel=2
T 55700 47600 5 8 0 1 270 8 1
pintype=pas
}
L 55800 47775 55600 47775 3 0 0 0 -1 -1
L 55800 47725 55600 47725 3 0 0 0 -1 -1
L 55700 47600 55700 47725 3 0 0 0 -1 -1
L 55700 47775 55700 47900 3 0 0 0 -1 -1
T 56200 47800 5 10 0 0 270 0 1
device=CAPACITOR
T 55900 47750 8 8 0 1 270 4 1
refdes=C?
T 56800 47800 5 10 0 0 270 0 1
description=capacitor
T 56600 47800 5 10 0 0 270 0 1
numslots=0
T 56400 47800 5 10 0 0 270 0 1
symversion=0.1
]
{
T 56200 47800 5 10 0 0 270 0 1
device=CAPACITOR
T 55500 47750 5 8 1 1 90 4 1
refdes=C2
T 56400 47800 5 10 0 0 270 0 1
symversion=0.1
T 55850 47750 5 8 1 1 90 5 1
value=100n
T 55500 48000 5 10 0 1 180 0 1
footprint=0603
}
N 55700 48200 56600 48200 4
N 55100 48000 55100 48200 4
C 42300 43400 1 0 0 EMBEDDEDSTM32F103TB.sym
[
B 42600 43600 2200 7000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42650 50650 9 10 0 1 0 0 1
device=STM32F103RB
T 44600 50650 5 10 0 1 0 0 1
refdes=U?
T 42650 50900 8 10 0 0 0 0 1
footprint=LQFP64_10
T 42650 51100 8 10 0 0 0 0 1
description=32-bit Microcontroller
T 42650 51300 8 10 0 0 0 0 1
numslots=0
P 44800 50400 45100 50400 1 0 1
{
T 44895 50445 5 8 1 1 0 0 1
pinnumber=1
T 45950 50450 5 8 0 0 0 7 1
pinseq=1
T 46750 50450 5 8 0 0 0 7 1
pintype=pwr
T 44745 50395 9 8 1 1 0 7 1
pinlabel=VBAT
}
P 42600 43800 42300 43800 1 0 1
{
T 42505 43845 5 8 1 1 0 6 1
pinnumber=4
T 41450 43850 5 8 0 0 0 1 1
pinseq=4
T 40650 43850 5 8 0 0 0 1 1
pintype=io
T 42655 43795 9 8 1 1 0 1 1
pinlabel=PC15
}
P 44800 46200 45100 46200 1 0 1
{
T 44850 46230 5 8 1 1 0 0 1
pinnumber=33
T 45950 46250 5 8 0 0 0 7 1
pinseq=33
T 46750 46250 5 8 0 0 0 7 1
pintype=io
T 44750 46200 9 8 1 1 0 7 1
pinlabel=PB12
}
P 44800 46000 45100 46000 1 0 1
{
T 44850 46030 5 8 1 1 0 0 1
pinnumber=34
T 45950 46050 5 8 0 0 0 7 1
pinseq=34
T 46750 46050 5 8 0 0 0 7 1
pintype=io
T 44750 46000 9 8 1 1 0 7 1
pinlabel=PB13
}
P 44800 45800 45100 45800 1 0 1
{
T 44850 45830 5 8 1 1 0 0 1
pinnumber=35
T 45950 45850 5 8 0 0 0 7 1
pinseq=35
T 46750 45850 5 8 0 0 0 7 1
pintype=io
T 44750 45800 9 8 1 1 0 7 1
pinlabel=PB14
}
P 44800 45600 45100 45600 1 0 1
{
T 44850 45630 5 8 1 1 0 0 1
pinnumber=36
T 45950 45650 5 8 0 0 0 7 1
pinseq=36
T 46750 45650 5 8 0 0 0 7 1
pintype=io
T 44750 45600 9 8 1 1 0 7 1
pinlabel=PB15
}
P 42600 45600 42300 45600 1 0 1
{
T 42505 45645 5 8 1 1 0 6 1
pinnumber=37
T 41450 45650 5 8 0 0 0 1 1
pinseq=37
T 40650 45650 5 8 0 0 0 1 1
pintype=io
T 42655 45595 9 8 1 1 0 1 1
pinlabel=PC6
}
P 42600 45400 42300 45400 1 0 1
{
T 42505 45445 5 8 1 1 0 6 1
pinnumber=38
T 41450 45450 5 8 0 0 0 1 1
pinseq=38
T 40650 45450 5 8 0 0 0 1 1
pintype=io
T 42655 45395 9 8 1 1 0 1 1
pinlabel=PC7
}
P 42600 45200 42300 45200 1 0 1
{
T 42505 45245 5 8 1 1 0 6 1
pinnumber=39
T 41450 45250 5 8 0 0 0 1 1
pinseq=39
T 40650 45250 5 8 0 0 0 1 1
pintype=io
T 42655 45195 9 8 1 1 0 1 1
pinlabel=PC8
}
P 42600 45000 42300 45000 1 0 1
{
T 42505 45045 5 8 1 1 0 6 1
pinnumber=40
T 41450 45050 5 8 0 0 0 1 1
pinseq=40
T 40650 45050 5 8 0 0 0 1 1
pintype=io
T 42655 44995 9 8 1 1 0 1 1
pinlabel=PC9
}
P 42600 44200 42300 44200 1 0 1
{
T 42505 44245 5 8 1 1 0 6 1
pinnumber=2
T 41450 44250 5 8 0 0 0 1 1
pinseq=2
T 40650 44250 5 8 0 0 0 1 1
pintype=io
T 42655 44195 9 8 1 1 0 1 1
pinlabel=PC13
}
P 42600 48800 42300 48800 1 0 1
{
T 42505 48845 5 8 1 1 0 6 1
pinnumber=41
T 41450 48750 5 8 0 0 180 7 1
pinseq=41
T 40650 48750 5 8 0 0 180 7 1
pintype=io
T 42655 48795 9 8 1 1 0 1 1
pinlabel=PA8
}
P 42600 48600 42300 48600 1 0 1
{
T 42505 48645 5 8 1 1 0 6 1
pinnumber=42
T 41450 48550 5 8 0 0 180 7 1
pinseq=42
T 40650 48550 5 8 0 0 180 7 1
pintype=io
T 42655 48595 9 8 1 1 0 1 1
pinlabel=PA9 UART1_TX
}
P 42600 48400 42300 48400 1 0 1
{
T 42505 48445 5 8 1 1 0 6 1
pinnumber=43
T 41450 48350 5 8 0 0 180 7 1
pinseq=43
T 40650 48350 5 8 0 0 180 7 1
pintype=io
T 42655 48395 9 8 1 1 0 1 1
pinlabel=PA10 UART1_RX
}
P 42600 48200 42300 48200 1 0 1
{
T 42505 48245 5 8 1 1 0 6 1
pinnumber=44
T 41450 48150 5 8 0 0 180 7 1
pinseq=44
T 40650 48150 5 8 0 0 180 7 1
pintype=io
T 42655 48195 9 8 1 1 0 1 1
pinlabel=PA11 USB_DM
}
P 42600 48000 42300 48000 1 0 1
{
T 42505 48045 5 8 1 1 0 6 1
pinnumber=45
T 41450 47950 5 8 0 0 180 7 1
pinseq=45
T 40650 47950 5 8 0 0 180 7 1
pintype=io
T 42655 47995 9 8 1 1 0 1 1
pinlabel=PA12 USB_DP
}
P 42600 47800 42300 47800 1 0 1
{
T 42505 47845 5 8 1 1 0 6 1
pinnumber=46
T 41450 47750 5 8 0 0 180 7 1
pinseq=46
T 40650 47750 5 8 0 0 180 7 1
pintype=io
T 42655 47795 9 8 1 1 0 1 1
pinlabel=PA13 JTMS
}
P 42600 44000 42300 44000 1 0 1
{
T 42505 44045 5 8 1 1 0 6 1
pinnumber=3
T 41450 44050 5 8 0 0 0 1 1
pinseq=3
T 40650 44050 5 8 0 0 0 1 1
pintype=io
T 42655 43995 9 8 1 1 0 1 1
pinlabel=PC14
}
P 44800 44200 45100 44200 1 0 1
{
T 44895 44245 5 8 1 1 0 0 1
pinnumber=47
T 45950 44250 5 8 0 0 0 7 1
pinseq=47
T 46750 44250 5 8 0 0 0 7 1
pintype=pwr
T 44745 44195 9 8 1 1 0 7 1
pinlabel=VSS_2
}
P 44800 49800 45100 49800 1 0 1
{
T 44895 49845 5 8 1 1 0 0 1
pinnumber=48
T 45950 49850 5 8 0 0 0 7 1
pinseq=48
T 46750 49850 5 8 0 0 0 7 1
pintype=pwr
T 44745 49795 9 8 1 1 0 7 1
pinlabel=VDD_2
}
P 44800 45300 45100 45300 1 0 1
{
T 44895 45345 5 8 1 1 0 0 1
pinnumber=5
T 45950 45350 5 8 0 0 0 7 1
pinseq=5
T 46750 45350 5 8 0 0 0 7 1
pintype=io
T 44745 45295 9 8 1 1 0 7 1
pinlabel=PD0 OSC_IN
}
P 44800 45100 45100 45100 1 0 1
{
T 44895 45145 5 8 1 1 0 0 1
pinnumber=6
T 45950 45150 5 8 0 0 0 7 1
pinseq=6
T 46750 45150 5 8 0 0 0 7 1
pintype=io
T 44745 45095 9 8 1 1 0 7 1
pinlabel=PD1 OSC_OUT
}
P 44800 49100 45100 49100 1 0 1
{
T 44895 49145 5 8 1 1 0 0 1
pinnumber=7
T 45950 49150 5 8 0 0 0 7 1
pinseq=7
T 46750 49150 5 8 0 0 0 7 1
pintype=in
T 44745 49095 9 8 1 1 0 7 1
pinlabel=NRST
}
P 42600 46800 42300 46800 1 0 1
{
T 42505 46845 5 8 1 1 0 6 1
pinnumber=8
T 41450 46850 5 8 0 0 0 1 1
pinseq=8
T 40650 46850 5 8 0 0 0 1 1
pintype=io
T 42655 46795 9 8 1 1 0 1 1
pinlabel=PC0
}
P 42600 46600 42300 46600 1 0 1
{
T 42505 46645 5 8 1 1 0 6 1
pinnumber=9
T 41450 46650 5 8 0 0 0 1 1
pinseq=9
T 40650 46650 5 8 0 0 0 1 1
pintype=io
T 42655 46595 9 8 1 1 0 1 1
pinlabel=PC1
}
P 42600 46400 42300 46400 1 0 1
{
T 42505 46445 5 8 1 1 0 6 1
pinnumber=10
T 41450 46450 5 8 0 0 0 1 1
pinseq=10
T 40650 46450 5 8 0 0 0 1 1
pintype=io
T 42655 46395 9 8 1 1 0 1 1
pinlabel=PC2
}
P 42600 46200 42300 46200 1 0 1
{
T 42505 46245 5 8 1 1 0 6 1
pinnumber=11
T 41450 46250 5 8 0 0 0 1 1
pinseq=11
T 40650 46250 5 8 0 0 0 1 1
pintype=io
T 42655 46195 9 8 1 1 0 1 1
pinlabel=PC3
}
P 44800 44600 45100 44600 1 0 1
{
T 44895 44645 5 8 1 1 0 0 1
pinnumber=12
T 45950 44650 5 8 0 0 0 7 1
pinseq=12
T 46750 44650 5 8 0 0 0 7 1
pintype=pwr
T 44745 44595 9 8 1 1 0 7 1
pinlabel=VSSA
}
P 44800 50200 45100 50200 1 0 1
{
T 44895 50245 5 8 1 1 0 0 1
pinnumber=13
T 45950 50250 5 8 0 0 0 7 1
pinseq=13
T 46750 50250 5 8 0 0 0 7 1
pintype=pwr
T 44745 50195 9 8 1 1 0 7 1
pinlabel=VDDA
}
P 42600 50400 42300 50400 1 0 1
{
T 42505 50445 5 8 1 1 0 6 1
pinnumber=14
T 41450 50450 5 8 0 0 0 1 1
pinseq=14
T 40650 50450 5 8 0 0 0 1 1
pintype=io
T 42655 50395 9 8 1 1 0 1 1
pinlabel=PA0
}
P 42600 50200 42300 50200 1 0 1
{
T 42505 50245 5 8 1 1 0 6 1
pinnumber=15
T 41450 50250 5 8 0 0 0 1 1
pinseq=15
T 40650 50250 5 8 0 0 0 1 1
pintype=io
T 42655 50195 9 8 1 1 0 1 1
pinlabel=PA1
}
P 42600 50000 42300 50000 1 0 1
{
T 42505 50045 5 8 1 1 0 6 1
pinnumber=16
T 41450 50050 5 8 0 0 0 1 1
pinseq=16
T 40650 50050 5 8 0 0 0 1 1
pintype=io
T 42655 49995 9 8 1 1 0 1 1
pinlabel=PA2
}
P 42600 49800 42300 49800 1 0 1
{
T 42505 49845 5 8 1 1 0 6 1
pinnumber=17
T 41450 49850 5 8 0 0 0 1 1
pinseq=17
T 40650 49850 5 8 0 0 0 1 1
pintype=io
T 42655 49795 9 8 1 1 0 1 1
pinlabel=PA3
}
P 44800 43800 45100 43800 1 0 1
{
T 44895 43845 5 8 1 1 0 0 1
pinnumber=18
T 45950 43850 5 8 0 0 0 7 1
pinseq=18
T 46750 43850 5 8 0 0 0 7 1
pintype=pwr
T 44745 43795 9 8 1 1 0 7 1
pinlabel=VSS_4
}
P 44800 49400 45100 49400 1 0 1
{
T 44895 49445 5 8 1 1 0 0 1
pinnumber=19
T 45950 49450 5 8 0 0 0 7 1
pinseq=19
T 46750 49450 5 8 0 0 0 7 1
pintype=pwr
T 44745 49395 9 8 1 1 0 7 1
pinlabel=VDD_4
}
P 42600 49600 42300 49600 1 0 1
{
T 42505 49645 5 8 1 1 0 6 1
pinnumber=20
T 41450 49650 5 8 0 0 0 1 1
pinseq=20
T 40650 49650 5 8 0 0 0 1 1
pintype=io
T 42655 49595 9 8 1 1 0 1 1
pinlabel=PA4
}
P 42600 49400 42300 49400 1 0 1
{
T 42505 49445 5 8 1 1 0 6 1
pinnumber=21
T 41450 49450 5 8 0 0 0 1 1
pinseq=21
T 40650 49450 5 8 0 0 0 1 1
pintype=io
T 42655 49395 9 8 1 1 0 1 1
pinlabel=PA5
}
P 42600 49200 42300 49200 1 0 1
{
T 42505 49245 5 8 1 1 0 6 1
pinnumber=22
T 41450 49250 5 8 0 0 0 1 1
pinseq=22
T 40650 49250 5 8 0 0 0 1 1
pintype=io
T 42655 49195 9 8 1 1 0 1 1
pinlabel=PA6
}
P 42600 49000 42300 49000 1 0 1
{
T 42505 49045 5 8 1 1 0 6 1
pinnumber=23
T 41450 49050 5 8 0 0 0 1 1
pinseq=23
T 40650 49050 5 8 0 0 0 1 1
pintype=io
T 42655 48995 9 8 1 1 0 1 1
pinlabel=PA7
}
P 42600 46000 42300 46000 1 0 1
{
T 42505 46045 5 8 1 1 0 6 1
pinnumber=24
T 41450 46050 5 8 0 0 0 1 1
pinseq=24
T 40650 46050 5 8 0 0 0 1 1
pintype=io
T 42655 45995 9 8 1 1 0 1 1
pinlabel=PC4
}
P 42600 45800 42300 45800 1 0 1
{
T 42505 45845 5 8 1 1 0 6 1
pinnumber=25
T 41450 45850 5 8 0 0 0 1 1
pinseq=25
T 40650 45850 5 8 0 0 0 1 1
pintype=io
T 42655 45795 9 8 1 1 0 1 1
pinlabel=PC5
}
P 44800 48600 45100 48600 1 0 1
{
T 44845 48645 5 8 1 1 0 0 1
pinnumber=26
T 45950 48650 5 8 0 0 0 7 1
pinseq=26
T 46750 48650 5 8 0 0 0 7 1
pintype=io
T 44745 48595 9 8 1 1 0 7 1
pinlabel=PB0
}
P 44800 48400 45100 48400 1 0 1
{
T 44845 48445 5 8 1 1 0 0 1
pinnumber=27
T 45950 48450 5 8 0 0 0 7 1
pinseq=27
T 46750 48450 5 8 0 0 0 7 1
pintype=io
T 44745 48395 9 8 1 1 0 7 1
pinlabel=PB1
}
P 44800 48200 45100 48200 1 0 1
{
T 44845 48245 5 8 1 1 0 0 1
pinnumber=28
T 45950 48250 5 8 0 0 0 7 1
pinseq=28
T 46750 48250 5 8 0 0 0 7 1
pintype=io
T 44745 48195 9 8 1 1 0 7 1
pinlabel=BOOT1 PB2
}
P 44800 46600 45100 46600 1 0 1
{
T 44845 46645 5 8 1 1 0 0 1
pinnumber=29
T 45950 46650 5 8 0 0 0 7 1
pinseq=29
T 46750 46650 5 8 0 0 0 7 1
pintype=io
T 44745 46595 9 8 1 1 0 7 1
pinlabel=PB10
}
P 44800 46400 45100 46400 1 0 1
{
T 44845 46445 5 8 1 1 0 0 1
pinnumber=30
T 45950 46450 5 8 0 0 0 7 1
pinseq=30
T 46750 46450 5 8 0 0 0 7 1
pintype=io
T 44745 46395 9 8 1 1 0 7 1
pinlabel=PB11
}
P 44800 44400 45100 44400 1 0 1
{
T 44895 44445 5 8 1 1 0 0 1
pinnumber=31
T 45950 44450 5 8 0 0 0 7 1
pinseq=31
T 46750 44450 5 8 0 0 0 7 1
pintype=pwr
T 44745 44395 9 8 1 1 0 7 1
pinlabel=VSS_1
}
P 44800 50000 45100 50000 1 0 1
{
T 44895 50045 5 8 1 1 0 0 1
pinnumber=32
T 45950 50050 5 8 0 0 0 7 1
pinseq=32
T 46750 50050 5 8 0 0 0 7 1
pintype=pwr
T 44745 49995 9 8 1 1 0 7 1
pinlabel=VDD_1
}
P 42600 47600 42300 47600 1 0 1
{
T 42505 47645 5 8 1 1 0 6 1
pinnumber=49
T 41450 47650 5 8 0 0 0 1 1
pinseq=49
T 40650 47650 5 8 0 0 0 1 1
pintype=io
T 42655 47595 9 8 1 1 0 1 1
pinlabel=PA14 JTCK
}
P 42600 47400 42300 47400 1 0 1
{
T 42505 47445 5 8 1 1 0 6 1
pinnumber=50
T 41450 47450 5 8 0 0 0 1 1
pinseq=50
T 40650 47450 5 8 0 0 0 1 1
pintype=io
T 42655 47395 9 8 1 1 0 1 1
pinlabel=PA15 JTDI
}
P 42600 44800 42300 44800 1 0 1
{
T 42505 44845 5 8 1 1 0 6 1
pinnumber=51
T 41450 44850 5 8 0 0 0 1 1
pinseq=51
T 40650 44850 5 8 0 0 0 1 1
pintype=io
T 42655 44795 9 8 1 1 0 1 1
pinlabel=PC10
}
P 42600 44600 42300 44600 1 0 1
{
T 42505 44645 5 8 1 1 0 6 1
pinnumber=52
T 41450 44650 5 8 0 0 0 1 1
pinseq=52
T 40650 44650 5 8 0 0 0 1 1
pintype=io
T 42655 44595 9 8 1 1 0 1 1
pinlabel=PC11
}
P 42600 44400 42300 44400 1 0 1
{
T 42505 44445 5 8 1 1 0 6 1
pinnumber=53
T 41450 44450 5 8 0 0 0 1 1
pinseq=53
T 40650 44450 5 8 0 0 0 1 1
pintype=io
T 42655 44395 9 8 1 1 0 1 1
pinlabel=PC12
}
P 44800 44900 45100 44900 1 0 1
{
T 44895 44945 5 8 1 1 0 0 1
pinnumber=54
T 45950 44950 5 8 0 0 0 7 1
pinseq=54
T 46750 44950 5 8 0 0 0 7 1
pintype=io
T 44745 44895 9 8 1 1 0 7 1
pinlabel=PD2
}
P 44800 48000 45100 48000 1 0 1
{
T 44850 48030 5 8 1 1 0 0 1
pinnumber=55
T 45950 48050 5 8 0 0 0 7 1
pinseq=55
T 46750 48050 5 8 0 0 0 7 1
pintype=io
T 44750 48000 9 8 1 1 0 7 1
pinlabel=JTDO PB3
}
P 44800 47800 45100 47800 1 0 1
{
T 44850 47830 5 8 1 1 0 0 1
pinnumber=56
T 45950 47850 5 8 0 0 0 7 1
pinseq=56
T 46750 47850 5 8 0 0 0 7 1
pintype=io
T 44750 47800 9 8 1 1 0 7 1
pinlabel=NJTRST PB4
}
P 44800 47600 45100 47600 1 0 1
{
T 44845 47645 5 8 1 1 0 0 1
pinnumber=57
T 45950 47550 5 8 0 0 180 1 1
pinseq=57
T 46750 47550 5 8 0 0 180 1 1
pintype=io
T 44745 47595 9 8 1 1 0 7 1
pinlabel=PB5
}
P 44800 47400 45100 47400 1 0 1
{
T 44845 47445 5 8 1 1 0 0 1
pinnumber=58
T 45950 47350 5 8 0 0 180 1 1
pinseq=58
T 46750 47350 5 8 0 0 180 1 1
pintype=io
T 44745 47395 9 8 1 1 0 7 1
pinlabel=PB6
}
P 44800 47200 45100 47200 1 0 1
{
T 44845 47245 5 8 1 1 0 0 1
pinnumber=59
T 45950 47150 5 8 0 0 180 1 1
pinseq=59
T 46750 47150 5 8 0 0 180 1 1
pintype=io
T 44745 47195 9 8 1 1 0 7 1
pinlabel=PB7
}
P 44800 48900 45100 48900 1 0 1
{
T 44845 48945 5 8 1 1 0 0 1
pinnumber=60
T 45950 48850 5 8 0 0 180 1 1
pinseq=60
T 46750 48850 5 8 0 0 180 1 1
pintype=io
T 44745 48895 9 8 1 1 0 7 1
pinlabel=BOOT0
}
P 44800 47000 45100 47000 1 0 1
{
T 44845 47045 5 8 1 1 0 0 1
pinnumber=61
T 45950 46950 5 8 0 0 180 1 1
pinseq=61
T 46750 46950 5 8 0 0 180 1 1
pintype=io
T 44745 46995 9 8 1 1 0 7 1
pinlabel=PB8
}
P 44800 46800 45100 46800 1 0 1
{
T 44845 46845 5 8 1 1 0 0 1
pinnumber=62
T 45950 46750 5 8 0 0 180 1 1
pinseq=62
T 46750 46750 5 8 0 0 180 1 1
pintype=io
T 44745 46795 9 8 1 1 0 7 1
pinlabel=PB9
}
P 44800 44000 45100 44000 1 0 1
{
T 44895 44045 5 8 1 1 0 0 1
pinnumber=63
T 45950 44050 5 8 0 0 0 7 1
pinseq=63
T 46750 44050 5 8 0 0 0 7 1
pintype=pwr
T 44745 43995 9 8 1 1 0 7 1
pinlabel=VSS_3
}
P 44800 49600 45100 49600 1 0 1
{
T 44895 49645 5 8 1 1 0 0 1
pinnumber=64
T 45950 49650 5 8 0 0 0 7 1
pinseq=64
T 46750 49650 5 8 0 0 0 7 1
pintype=pwr
T 44745 49595 9 8 1 1 0 7 1
pinlabel=VDD_3
}
]
{
T 42650 50650 5 10 1 1 0 0 1
device=STM32F103RB
T 44600 50650 5 10 1 1 0 0 1
refdes=U4
T 42650 50900 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 45100 50600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 45400 50600 8 8 0 0 0 0 1
net=+3.3V:1
T 45175 50850 9 8 1 0 0 0 1
+3.3V
L 45150 50800 45450 50800 3 0 0 0 -1 -1
P 45300 50600 45300 50800 1 0 0
{
T 45350 50650 5 6 0 1 0 0 1
pintype=pwr
T 45350 50650 5 6 0 1 0 0 1
pinlabel=1
T 45350 50650 5 6 0 0 0 0 1
pinseq=1
T 45350 50650 5 6 0 1 0 0 1
pinnumber=1
}
]
N 45100 50200 45300 50200 4
N 45300 49400 45300 50600 4
N 45100 50400 45300 50400 4
N 45100 50000 45300 50000 4
N 45100 49800 45300 49800 4
N 45100 49600 45300 49600 4
N 45100 49400 45300 49400 4
C 45200 43300 1 0 0 EMBEDDEDgnd-1.sym
[
T 45500 43350 8 10 0 0 0 0 1
net=GND:1
L 45280 43310 45320 43310 3 0 0 0 -1 -1
L 45255 43350 45345 43350 3 0 0 0 -1 -1
L 45200 43400 45400 43400 3 0 0 0 -1 -1
P 45300 43400 45300 43600 1 0 1
{
T 45358 43461 5 4 0 1 0 0 1
pintype=pwr
T 45358 43461 5 4 0 1 0 0 1
pinlabel=1
T 45358 43461 5 4 0 0 0 0 1
pinseq=1
T 45358 43461 5 4 0 1 0 0 1
pinnumber=1
}
]
N 45100 44600 45300 44600 4
N 45300 44600 45300 43600 4
N 45100 44400 45300 44400 4
N 45100 44200 45300 44200 4
N 45100 44000 45300 44000 4
N 45100 43800 45300 43800 4
C 45900 45000 1 0 1 EMBEDDEDresistor-small.sym
[
P 45400 45100 45500 45100 1 0 0
{
T 45400 45150 5 8 0 1 0 6 1
pinnumber=2
T 45400 45150 5 8 0 0 0 6 1
pinseq=2
T 45400 45150 5 8 0 1 0 6 1
pinlabel=2
T 45400 45150 5 8 0 1 0 6 1
pintype=pas
}
P 45900 45100 45800 45100 1 0 0
{
T 45800 45150 5 8 0 1 0 6 1
pinnumber=1
T 45800 45150 5 8 0 0 0 6 1
pinseq=1
T 45800 45150 5 8 0 1 0 6 1
pinlabel=1
T 45800 45150 5 8 0 1 0 6 1
pintype=pas
}
B 45500 45050 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45500 45350 5 10 0 0 0 6 1
device=RESISTOR
T 45650 45200 8 8 0 1 0 3 1
refdes=R?
]
{
T 45500 45350 5 10 0 0 0 6 1
device=RESISTOR
T 45650 45200 5 8 1 1 0 3 1
refdes=R7
T 45650 45000 5 8 1 1 0 5 1
value=330E
T 45900 45000 5 10 0 0 0 6 1
footprint=0603
}
C 46200 45000 1 0 0 EMBEDDEDresistor-small.sym
[
P 46700 45100 46600 45100 1 0 0
{
T 46700 45150 5 8 0 1 0 0 1
pinnumber=2
T 46700 45150 5 8 0 0 0 0 1
pinseq=2
T 46700 45150 5 8 0 1 0 0 1
pinlabel=2
T 46700 45150 5 8 0 1 0 0 1
pintype=pas
}
P 46200 45100 46300 45100 1 0 0
{
T 46300 45150 5 8 0 1 0 0 1
pinnumber=1
T 46300 45150 5 8 0 0 0 0 1
pinseq=1
T 46300 45150 5 8 0 1 0 0 1
pinlabel=1
T 46300 45150 5 8 0 1 0 0 1
pintype=pas
}
B 46300 45050 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46600 45350 5 10 0 0 0 0 1
device=RESISTOR
T 46450 45200 8 8 0 1 0 3 1
refdes=R?
]
{
T 46600 45350 5 10 0 0 0 0 1
device=RESISTOR
T 46450 45200 5 8 1 1 0 3 1
refdes=R6
T 46450 45000 5 8 1 1 0 5 1
value=10M
T 46200 45000 5 10 0 0 0 0 1
footprint=0603
}
C 46200 44300 1 0 0 EMBEDDEDxtal-small.sym
[
P 46200 44500 46300 44500 1 0 0
{
T 46350 44550 5 8 0 1 0 6 1
pinnumber=1
T 46350 44450 5 8 0 1 0 8 1
pinseq=1
T 46400 44500 9 8 0 1 0 0 1
pinlabel=1
T 46400 44500 5 8 0 1 0 2 1
pintype=pas
}
P 46700 44500 46600 44500 1 0 0
{
T 46650 44550 5 8 0 1 0 0 1
pinnumber=2
T 46650 44450 5 8 0 1 0 2 1
pinseq=2
T 46600 44500 9 8 0 1 0 6 1
pinlabel=2
T 46600 44500 5 8 0 1 0 8 1
pintype=pas
}
L 46400 44600 46400 44400 3 0 0 0 -1 -1
L 46500 44600 46500 44400 3 0 0 0 -1 -1
L 46600 44500 46500 44500 3 0 0 0 -1 -1
L 46400 44500 46300 44500 3 0 0 0 -1 -1
T 46400 45000 5 10 0 0 0 0 1
device=CRYSTAL
T 46450 44700 8 8 0 1 0 4 1
refdes=X?
T 46400 45400 5 10 0 0 0 0 1
description=crystal
T 46400 45200 5 10 0 0 0 0 1
numslots=0
B 46425 44425 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 46400 45000 5 10 0 0 0 0 1
device=CRYSTAL
T 46450 44700 5 8 1 1 0 4 1
refdes=X1
T 46450 44350 5 8 1 1 0 5 1
value=8 MHz
T 46200 44300 5 10 0 0 0 0 1
footprint=AC49-SMD
}
N 45100 45100 45400 45100 4
C 46300 43700 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 46100 43700 46100 43800 1 0 0
{
T 46050 43850 5 8 0 1 90 6 1
pinnumber=1
T 46150 43850 5 8 0 1 90 8 1
pinseq=1
T 46100 43900 9 8 0 1 90 0 1
pinlabel=1
T 46100 43900 5 8 0 1 90 2 1
pintype=pas
}
P 46100 44200 46100 44100 1 0 0
{
T 46050 44150 5 8 0 1 90 0 1
pinnumber=2
T 46150 44150 5 8 0 1 90 2 1
pinseq=2
T 46100 44100 9 8 0 1 90 6 1
pinlabel=2
T 46100 44100 5 8 0 1 90 8 1
pintype=pas
}
L 46000 43925 46200 43925 3 0 0 0 -1 -1
L 46000 43975 46200 43975 3 0 0 0 -1 -1
L 46100 44100 46100 43975 3 0 0 0 -1 -1
L 46100 43925 46100 43800 3 0 0 0 -1 -1
T 45600 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 45900 43950 8 8 0 1 90 4 1
refdes=C?
T 45000 43900 5 10 0 0 90 0 1
description=capacitor
T 45200 43900 5 10 0 0 90 0 1
numslots=0
T 45400 43900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 45600 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 45900 43950 5 8 1 1 90 4 1
refdes=C3
T 45400 43900 5 10 0 0 90 0 1
symversion=0.1
T 46250 43950 5 8 1 1 90 5 1
value=18p
T 46300 43700 5 10 0 1 0 0 1
footprint=0603
}
C 47000 43700 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 46800 43700 46800 43800 1 0 0
{
T 46750 43850 5 8 0 1 90 6 1
pinnumber=1
T 46850 43850 5 8 0 1 90 8 1
pinseq=1
T 46800 43900 9 8 0 1 90 0 1
pinlabel=1
T 46800 43900 5 8 0 1 90 2 1
pintype=pas
}
P 46800 44200 46800 44100 1 0 0
{
T 46750 44150 5 8 0 1 90 0 1
pinnumber=2
T 46850 44150 5 8 0 1 90 2 1
pinseq=2
T 46800 44100 9 8 0 1 90 6 1
pinlabel=2
T 46800 44100 5 8 0 1 90 8 1
pintype=pas
}
L 46700 43925 46900 43925 3 0 0 0 -1 -1
L 46700 43975 46900 43975 3 0 0 0 -1 -1
L 46800 44100 46800 43975 3 0 0 0 -1 -1
L 46800 43925 46800 43800 3 0 0 0 -1 -1
T 46300 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 46600 43950 8 8 0 1 90 4 1
refdes=C?
T 45700 43900 5 10 0 0 90 0 1
description=capacitor
T 45900 43900 5 10 0 0 90 0 1
numslots=0
T 46100 43900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 46300 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 46600 43950 5 8 1 1 90 4 1
refdes=C4
T 46100 43900 5 10 0 0 90 0 1
symversion=0.1
T 46950 43950 5 8 1 1 90 5 1
value=18p
T 47000 43700 5 10 0 1 0 0 1
footprint=0603
}
N 46100 44200 46100 45100 4
N 46700 45100 46800 45100 4
N 46800 44200 46800 45400 4
C 46000 43400 1 0 0 EMBEDDEDgnd-1.sym
[
T 46300 43450 8 10 0 0 0 0 1
net=GND:1
L 46080 43410 46120 43410 3 0 0 0 -1 -1
L 46055 43450 46145 43450 3 0 0 0 -1 -1
L 46000 43500 46200 43500 3 0 0 0 -1 -1
P 46100 43500 46100 43700 1 0 1
{
T 46158 43561 5 4 0 1 0 0 1
pintype=pwr
T 46158 43561 5 4 0 1 0 0 1
pinlabel=1
T 46158 43561 5 4 0 0 0 0 1
pinseq=1
T 46158 43561 5 4 0 1 0 0 1
pinnumber=1
}
]
C 46700 43400 1 0 0 EMBEDDEDgnd-1.sym
[
T 47000 43450 8 10 0 0 0 0 1
net=GND:1
L 46780 43410 46820 43410 3 0 0 0 -1 -1
L 46755 43450 46845 43450 3 0 0 0 -1 -1
L 46700 43500 46900 43500 3 0 0 0 -1 -1
P 46800 43500 46800 43700 1 0 1
{
T 46858 43561 5 4 0 1 0 0 1
pintype=pwr
T 46858 43561 5 4 0 1 0 0 1
pinlabel=1
T 46858 43561 5 4 0 0 0 0 1
pinseq=1
T 46858 43561 5 4 0 1 0 0 1
pinnumber=1
}
]
N 45300 45400 46800 45400 4
N 45100 45300 45300 45300 4
N 45300 45300 45300 45400 4
N 41900 47800 42300 47800 4
N 41900 47600 42300 47600 4
C 41900 47700 1 90 0 EMBEDDEDtestpt.sym
[
T 40800 48100 8 10 0 0 90 0 1
numslots=0
T 41200 48100 8 10 0 0 90 0 1
footprint=none
T 41000 48100 8 10 0 0 90 0 1
device=TESTPOINT
T 41600 47800 8 10 0 1 90 0 1
refdes=TP?
L 41650 47800 41700 47850 3 0 0 0 -1 -1
L 41700 47750 41650 47800 3 0 0 0 -1 -1
L 41750 47800 41700 47850 3 0 0 0 -1 -1
L 41700 47750 41750 47800 3 0 0 0 -1 -1
P 41900 47800 41750 47800 1 0 0
{
T 41900 47800 5 10 0 1 90 0 1
pinlabel=1
T 41900 47800 5 10 0 1 90 0 1
pintype=io
T 41700 48000 5 10 0 0 90 0 1
pinnumber=1
T 41900 48000 5 10 0 0 90 0 1
pinseq=1
}
]
{
T 41600 47800 5 10 1 1 0 7 1
refdes=TP1
T 41000 48100 5 10 0 0 90 0 1
device=TESTPOINT
T 41200 48100 5 10 0 0 90 0 1
footprint=none
}
N 41900 47400 42300 47400 4
C 41900 47300 1 90 0 EMBEDDEDtestpt.sym
[
T 40800 47700 8 10 0 0 90 0 1
numslots=0
T 41200 47700 8 10 0 0 90 0 1
footprint=none
T 41000 47700 8 10 0 0 90 0 1
device=TESTPOINT
T 41600 47400 8 10 0 1 90 0 1
refdes=TP?
L 41650 47400 41700 47450 3 0 0 0 -1 -1
L 41700 47350 41650 47400 3 0 0 0 -1 -1
L 41750 47400 41700 47450 3 0 0 0 -1 -1
L 41700 47350 41750 47400 3 0 0 0 -1 -1
P 41900 47400 41750 47400 1 0 0
{
T 41900 47400 5 10 0 1 90 0 1
pinlabel=1
T 41900 47400 5 10 0 1 90 0 1
pintype=io
T 41700 47600 5 10 0 0 90 0 1
pinnumber=1
T 41900 47600 5 10 0 0 90 0 1
pinseq=1
}
]
{
T 41000 47700 5 10 0 0 90 0 1
device=TESTPOINT
T 41200 47700 5 10 0 0 90 0 1
footprint=none
T 41600 47400 5 10 1 1 0 7 1
refdes=TP3
}
C 41900 47500 1 90 0 EMBEDDEDtestpt.sym
[
T 40800 47900 8 10 0 0 90 0 1
numslots=0
T 41200 47900 8 10 0 0 90 0 1
footprint=none
T 41000 47900 8 10 0 0 90 0 1
device=TESTPOINT
T 41600 47600 8 10 0 1 90 0 1
refdes=TP?
L 41650 47600 41700 47650 3 0 0 0 -1 -1
L 41700 47550 41650 47600 3 0 0 0 -1 -1
L 41750 47600 41700 47650 3 0 0 0 -1 -1
L 41700 47550 41750 47600 3 0 0 0 -1 -1
P 41900 47600 41750 47600 1 0 0
{
T 41900 47600 5 10 0 1 90 0 1
pinlabel=1
T 41900 47600 5 10 0 1 90 0 1
pintype=io
T 41700 47800 5 10 0 0 90 0 1
pinnumber=1
T 41900 47800 5 10 0 0 90 0 1
pinseq=1
}
]
{
T 41600 47600 5 10 1 1 0 7 1
refdes=TP2
T 41000 47900 5 10 0 0 90 0 1
device=TESTPOINT
T 41200 47900 5 10 0 0 90 0 1
footprint=none
}
N 45500 48000 45100 48000 4
C 45500 47900 1 270 1 EMBEDDEDtestpt.sym
[
T 46600 48300 8 10 0 0 90 2 1
numslots=0
T 46200 48300 8 10 0 0 90 2 1
footprint=none
T 46400 48300 8 10 0 0 90 2 1
device=TESTPOINT
T 45800 48000 8 10 0 1 90 2 1
refdes=TP?
L 45750 48000 45700 48050 3 0 0 0 -1 -1
L 45700 47950 45750 48000 3 0 0 0 -1 -1
L 45650 48000 45700 48050 3 0 0 0 -1 -1
L 45700 47950 45650 48000 3 0 0 0 -1 -1
P 45500 48000 45650 48000 1 0 0
{
T 45500 48000 5 10 0 1 90 2 1
pinlabel=1
T 45500 48000 5 10 0 1 90 2 1
pintype=io
T 45700 48200 5 10 0 0 90 2 1
pinnumber=1
T 45500 48200 5 10 0 0 90 2 1
pinseq=1
}
]
{
T 45800 48000 5 10 1 1 0 1 1
refdes=TP4
T 46400 48300 5 10 0 0 90 2 1
device=TESTPOINT
T 46200 48300 5 10 0 0 90 2 1
footprint=none
}
N 42300 48200 41900 48200 4
{
T 41800 48200 5 10 1 1 0 7 1
netname=USB_DM
}
N 42300 48000 41900 48000 4
{
T 41800 48000 5 10 1 1 0 7 1
netname=USB_DP
}
N 42300 48800 41900 48800 4
{
T 41800 48800 5 10 1 1 0 7 1
netname=USB_PU
}
N 45100 48600 45500 48600 4
{
T 45600 48600 5 10 1 1 0 1 1
netname=xTPWR
}
N 45100 48400 45500 48400 4
{
T 45600 48400 5 10 1 1 0 1 1
netname=xnTRST
}
N 42300 50000 41900 50000 4
{
T 41800 50000 5 10 1 1 0 7 1
netname=xnSRST_OUT
}
N 42300 49800 41900 49800 4
{
T 41800 49800 5 10 1 1 0 7 1
netname=xTDI
}
N 42300 49600 41900 49600 4
{
T 41800 49600 5 10 1 1 0 7 1
netname=xTMS
}
N 42300 49400 41900 49400 4
{
T 41800 49400 5 10 1 1 0 7 1
netname=xTCK
}
N 42300 49200 41900 49200 4
{
T 41800 49200 5 10 1 1 0 7 1
netname=xTDO
}
N 42300 49000 41900 49000 4
{
T 41800 49000 5 10 1 1 0 7 1
netname=xnSRST
}
N 45100 48200 45500 48200 4
{
T 45600 48200 5 10 1 1 0 1 1
netname=LED0
}
N 45100 46600 45500 46600 4
{
T 45600 46600 5 10 1 1 0 1 1
netname=LED1
}
N 45100 46400 45500 46400 4
{
T 45600 46400 5 10 1 1 0 1 1
netname=LED2
}
N 42300 48600 41900 48600 4
{
T 41800 48600 5 10 1 1 0 7 1
netname=U1TX
}
N 42300 48400 41900 48400 4
{
T 41800 48400 5 10 1 1 0 7 1
netname=U1RX
}
N 45100 47800 46900 47800 4
C 46700 47800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 47000 47800 8 8 0 0 0 0 1
net=+3.3V:1
T 46775 48050 9 8 1 0 0 0 1
+3.3V
L 46750 48000 47050 48000 3 0 0 0 -1 -1
P 46900 47800 46900 48000 1 0 0
{
T 46950 47850 5 6 0 1 0 0 1
pintype=pwr
T 46950 47850 5 6 0 1 0 0 1
pinlabel=1
T 46950 47850 5 6 0 0 0 0 1
pinseq=1
T 46950 47850 5 6 0 1 0 0 1
pinnumber=1
}
]
N 45100 46200 46700 46200 4
C 46600 46400 1 90 0 EMBEDDEDresistor-small.sym
[
P 46500 46900 46500 46800 1 0 0
{
T 46450 46900 5 8 0 1 90 0 1
pinnumber=2
T 46450 46900 5 8 0 0 90 0 1
pinseq=2
T 46450 46900 5 8 0 1 90 0 1
pinlabel=2
T 46450 46900 5 8 0 1 90 0 1
pintype=pas
}
P 46500 46400 46500 46500 1 0 0
{
T 46450 46500 5 8 0 1 90 0 1
pinnumber=1
T 46450 46500 5 8 0 0 90 0 1
pinseq=1
T 46450 46500 5 8 0 1 90 0 1
pinlabel=1
T 46450 46500 5 8 0 1 90 0 1
pintype=pas
}
B 46450 46500 100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46250 46800 5 10 0 0 90 0 1
device=RESISTOR
T 46400 46650 8 8 0 1 90 3 1
refdes=R?
]
{
T 46250 46800 5 10 0 0 90 0 1
device=RESISTOR
T 46400 46650 5 8 1 1 90 3 1
refdes=R14
T 46600 46650 5 8 1 1 90 5 1
value=1K
T 46600 46400 5 10 0 0 90 0 1
footprint=0603
}
C 46300 46900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 46600 46900 8 8 0 0 0 0 1
net=+3.3V:1
T 46375 47150 9 8 1 0 0 0 1
+3.3V
L 46350 47100 46650 47100 3 0 0 0 -1 -1
P 46500 46900 46500 47100 1 0 0
{
T 46550 46950 5 6 0 1 0 0 1
pintype=pwr
T 46550 46950 5 6 0 1 0 0 1
pinlabel=1
T 46550 46950 5 6 0 0 0 0 1
pinseq=1
T 46550 46950 5 6 0 1 0 0 1
pinnumber=1
}
]
C 45900 49300 1 90 0 EMBEDDEDresistor-small.sym
[
P 45800 49800 45800 49700 1 0 0
{
T 45750 49800 5 8 0 1 90 0 1
pinnumber=2
T 45750 49800 5 8 0 0 90 0 1
pinseq=2
T 45750 49800 5 8 0 1 90 0 1
pinlabel=2
T 45750 49800 5 8 0 1 90 0 1
pintype=pas
}
P 45800 49300 45800 49400 1 0 0
{
T 45750 49400 5 8 0 1 90 0 1
pinnumber=1
T 45750 49400 5 8 0 0 90 0 1
pinseq=1
T 45750 49400 5 8 0 1 90 0 1
pinlabel=1
T 45750 49400 5 8 0 1 90 0 1
pintype=pas
}
B 45750 49400 100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45550 49700 5 10 0 0 90 0 1
device=RESISTOR
T 45700 49550 8 8 0 1 90 3 1
refdes=R?
]
{
T 45550 49700 5 10 0 0 90 0 1
device=RESISTOR
T 45700 49550 5 8 1 1 90 3 1
refdes=R5
T 45900 49550 5 8 1 1 90 5 1
value=1K
T 45900 49300 5 10 0 0 90 0 1
footprint=0603
}
N 45100 49100 45800 49100 4
N 45800 49100 45800 49300 4
C 45600 49800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 45900 49800 8 8 0 0 0 0 1
net=+3.3V:1
T 45675 50050 9 8 1 0 0 0 1
+3.3V
L 45650 50000 45950 50000 3 0 0 0 -1 -1
P 45800 49800 45800 50000 1 0 0
{
T 45850 49850 5 6 0 1 0 0 1
pintype=pwr
T 45850 49850 5 6 0 1 0 0 1
pinlabel=1
T 45850 49850 5 6 0 0 0 0 1
pinseq=1
T 45850 49850 5 6 0 1 0 0 1
pinnumber=1
}
]
C 47100 48800 1 0 1 EMBEDDEDresistor-small.sym
[
P 46600 48900 46700 48900 1 0 0
{
T 46600 48950 5 8 0 1 0 6 1
pinnumber=2
T 46600 48950 5 8 0 0 0 6 1
pinseq=2
T 46600 48950 5 8 0 1 0 6 1
pinlabel=2
T 46600 48950 5 8 0 1 0 6 1
pintype=pas
}
P 47100 48900 47000 48900 1 0 0
{
T 47000 48950 5 8 0 1 0 6 1
pinnumber=1
T 47000 48950 5 8 0 0 0 6 1
pinseq=1
T 47000 48950 5 8 0 1 0 6 1
pinlabel=1
T 47000 48950 5 8 0 1 0 6 1
pintype=pas
}
B 46700 48850 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46700 49150 5 10 0 0 0 6 1
device=RESISTOR
T 46850 49000 8 8 0 1 0 3 1
refdes=R?
]
{
T 46700 49150 5 10 0 0 0 6 1
device=RESISTOR
T 46850 49000 5 8 1 1 0 3 1
refdes=R13
T 46850 48800 5 8 1 1 0 5 1
value=10K
T 47100 48800 5 10 0 0 0 6 1
footprint=0603
}
N 45100 48900 46600 48900 4
C 47200 48600 1 0 0 EMBEDDEDgnd-1.sym
[
T 47500 48650 8 10 0 0 0 0 1
net=GND:1
L 47280 48610 47320 48610 3 0 0 0 -1 -1
L 47255 48650 47345 48650 3 0 0 0 -1 -1
L 47200 48700 47400 48700 3 0 0 0 -1 -1
P 47300 48700 47300 48900 1 0 1
{
T 47358 48761 5 4 0 1 0 0 1
pintype=pwr
T 47358 48761 5 4 0 1 0 0 1
pinlabel=1
T 47358 48761 5 4 0 0 0 0 1
pinseq=1
T 47358 48761 5 4 0 1 0 0 1
pinnumber=1
}
]
N 47100 48900 47300 48900 4
C 46500 49300 1 90 0 EMBEDDEDresistor-small.sym
[
P 46400 49800 46400 49700 1 0 0
{
T 46350 49800 5 8 0 1 90 0 1
pinnumber=2
T 46350 49800 5 8 0 0 90 0 1
pinseq=2
T 46350 49800 5 8 0 1 90 0 1
pinlabel=2
T 46350 49800 5 8 0 1 90 0 1
pintype=pas
}
P 46400 49300 46400 49400 1 0 0
{
T 46350 49400 5 8 0 1 90 0 1
pinnumber=1
T 46350 49400 5 8 0 0 90 0 1
pinseq=1
T 46350 49400 5 8 0 1 90 0 1
pinlabel=1
T 46350 49400 5 8 0 1 90 0 1
pintype=pas
}
B 46350 49400 100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46150 49700 5 10 0 0 90 0 1
device=RESISTOR
T 46300 49550 8 8 0 1 90 3 1
refdes=R?
]
{
T 46150 49700 5 10 0 0 90 0 1
device=RESISTOR
T 46300 49550 5 8 1 1 90 3 1
refdes=R12
T 46500 49550 5 8 1 1 90 5 1
value=1K
T 46500 49300 5 10 0 0 90 0 1
footprint=0603
}
N 46400 49300 46400 48900 4
N 46400 49800 46400 50000 4
N 46400 50000 46600 50000 4
{
T 46700 50000 5 10 1 1 0 1 1
netname=BOOT0
}
C 47300 46200 1 0 1 EMBEDDEDswitch-pushbutton-no.sym
[
T 47000 46500 8 8 0 1 0 3 1
refdes=S?
P 47300 46200 47200 46200 1 0 0
{
T 47250 46250 5 8 0 1 0 6 1
pinnumber=1
T 47250 46250 5 8 0 0 0 6 1
pinseq=1
T 47250 46250 5 8 0 1 0 6 1
pinlabel=1
T 47250 46250 5 8 0 1 0 6 1
pintype=pas
}
P 46800 46200 46700 46200 1 0 1
{
T 46800 46250 5 8 0 1 0 6 1
pinnumber=2
T 46800 46250 5 8 0 0 0 6 1
pinseq=2
T 46800 46250 5 8 0 1 0 6 1
pinlabel=2
T 46800 46250 5 8 0 1 0 6 1
pintype=pas
}
L 47200 46200 47100 46200 3 0 0 0 -1 -1
L 46800 46200 46900 46200 3 0 0 0 -1 -1
L 47100 46300 46900 46300 3 0 0 0 -1 -1
V 47086 46200 14 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 46913 46200 14 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 47025 46450 46975 46450 3 0 0 0 -1 -1
L 47025 46400 46975 46400 3 0 0 0 -1 -1
L 47025 46400 47000 46350 3 0 0 0 -1 -1
L 46975 46400 47000 46350 3 0 0 0 -1 -1
L 47000 46400 47000 46450 3 0 0 0 -1 -1
L 47000 46350 47000 46300 3 0 0 0 -1 -1
T 46900 46800 8 10 0 0 0 6 1
device=SWITCH_PUSHBUTTON_NO
]
{
T 47000 46150 5 8 1 1 0 5 1
refdes=S1
T 46900 46800 5 10 0 0 0 6 1
device=SWITCH_PUSHBUTTON_NO
T 47300 46200 5 10 0 0 0 0 1
value=101-TS3724T1600-EV
}
C 47400 45900 1 0 0 EMBEDDEDgnd-1.sym
[
T 47700 45950 8 10 0 0 0 0 1
net=GND:1
L 47480 45910 47520 45910 3 0 0 0 -1 -1
L 47455 45950 47545 45950 3 0 0 0 -1 -1
L 47400 46000 47600 46000 3 0 0 0 -1 -1
P 47500 46000 47500 46200 1 0 1
{
T 47558 46061 5 4 0 1 0 0 1
pintype=pwr
T 47558 46061 5 4 0 1 0 0 1
pinlabel=1
T 47558 46061 5 4 0 0 0 0 1
pinseq=1
T 47558 46061 5 4 0 1 0 0 1
pinnumber=1
}
]
N 47300 46200 47500 46200 4
N 46500 46400 46500 46200 4
C 57300 48100 1 90 0 EMBEDDEDjumper.sym
[
P 56600 48200 56700 48200 1 0 0
{
T 56650 48250 5 8 0 1 90 0 1
pinnumber=2
T 56650 48250 5 8 0 0 90 0 1
pinseq=2
T 56650 48250 5 8 0 1 90 0 1
pinlabel=2
T 56650 48250 5 8 0 1 90 0 1
pintype=pas
}
P 57200 48200 57100 48200 1 0 0
{
T 57250 48250 5 8 0 1 90 0 1
pinnumber=1
T 57250 48250 5 8 0 0 90 0 1
pinseq=1
T 57250 48250 5 8 0 1 90 0 1
pinlabel=1
T 57250 48250 5 8 0 1 90 0 1
pintype=pas
}
V 56800 48200 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 57000 48200 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 56700 48100 400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56800 48400 5 8 0 0 90 0 1
device=JUMPER
T 56900 48350 8 10 0 1 90 1 1
refdes=J?
]
{
T 56800 48400 5 8 0 0 90 0 1
device=JUMPER
T 56900 48350 5 10 1 1 0 3 1
refdes=J3
}
N 46200 44500 46100 44500 4
N 57600 48200 57200 48200 4
N 46700 44500 46800 44500 4
N 45900 45100 46200 45100 4
N 52400 53300 52400 53200 4
N 55900 53800 55900 53900 4
N 55200 53800 55200 53900 4
N 53800 53300 53800 53200 4